Quantcast
Channel: Forums - Recent Threads
Viewing all 262198 articles
Browse latest View live

AM5728: AM5729 Identification

$
0
0

Part Number:AM5728

We have a BeagleBoard-X15 which according to their manuals contains a AM5728 processor. However, when we read the CTRL_WKUP_STD_FUSE_DIE_ID_2[31:24] (Base PN register bitfield) we found the value equal to 0x3E.

The processor part number in the Board is AM5729BABCXEA. Is there any difference between AM5729 and AM5728? We didn't find the datasheet for AM5729.

Please confirm the device identification once we didn't find this information in the table 3-1 of the manual:

www.ti.com/.../am5728.pdf


CC3220: Is the CC3220 good core for data acquisition, processing, then dumping the processed data in the could or should I use different processor IC and CC3220 as the network processor

$
0
0

Part Number:CC3220

I have ordered the cc3220 launch pad, In my project I need to do data acquisition, data processing as well as the data transmission. but I am no getting the cc3220 driver library documentation to be that good, and i am getting lot of error in implementing the code and even the driver library api is quite difficult to understand, My question is it the right decision to use the core for data acquisition and processing, or should go with TriviaC or MSP432 for processing core and CC3XXX as network processor.   

RTOS/DS90UB914A-Q1: Connecting OV2311 FPD Link Camera to Multi-Des on TDA2x

$
0
0

Part Number:DS90UB914A-Q1

Tool/software: TI-RTOS

Hi,

I have LI OV2311 FPD Link Camera module  https://leopardimaging.com/product/li-ov2311-fpdlinkiii/   and I want to connect it to multides board on TDA2x EVM Platform. http://www.spectrumdigital.com/fpd-link-iii-deserializer-board/

1. Is it possible to directly connect this camera to mutides board and get the image/video output.

2. As per multides board specs, it has DS90UB914A deserializer and LI OV2311 FPD Link has DS90UB953-Q serializer (http://www.ti.com/interface/fpd-link-serdes/camera-serdes/overview.html)

- Is this serializer and deserializer pair compatible ? What are the changes required to make them compatible?

Regards,

Uday M S

BQ24780S: Reason for Gate-Source and Gate-Drain capacitance for Q1 and Q2?

$
0
0

Part Number:BQ24780S

The EVM Schematic recommends 1nF and 47nF capacitor at C12 and C13. Whereas the MOSFET, CSD17308Q3, Ciss = 1000pF and Coss= 150pF. What is the reason for C12 and C13?

TMS320F28379D: Endianess conversion

$
0
0

Part Number:TMS320F28379D

Hi,

Is there any function I can call either in ControlSUITE or C2000Ware or SYS/BIOS to convert data endianess? For example something like "HOST_TO_BIG_ENDIAN_SHORT(x)".

I understand that this uC works in Little Endian mode, am I correct?

Thanks in advance!

Best regards,

Adria

TPS65150-Q1: DLY1/2 and FDLY pin setting

$
0
0

Part Number:TPS65150-Q1

Hi Team,

For TPS65150-Q1, several questions that need your help:

1. For DLY1 and DLY2, what's the max capacitor value limit that could be used ? Customer have one panel that need to set it as 60ms and 30ms, thus larger cap value need to be used.

2. For FDLY pin, if the fault detection time function is not used, the spec suggest connecting the FDLY pin to VIN. So between FDLY and VIN pin connection, should it be connected directly, or one small current limit resister like 1K ohm need to be used ? What's the min and max value for the resister value ?

Thanks.

AM5728: HELP!

$
0
0

Part Number:AM5728

Hi: I've been working with the Sitara AM5728 for about 6 weeks now.  I've just been prototyping, trying to build some libraries to perform some basic things like using using SPI to acquire data from ADS114 and ADS1118 boards (A/D data) or sending CAN messages between a Tiva and a Sitara processor.  I've gotten that stuff to work. I've tried to look through the TI forum for help in solving the various issues I've run into, but the common TI forum scenario is: 1. quite a few people have the same or similar issue as I'm having, 2. there will be a series responses and more questions between the user and TI support, 3. the thread finally gets locked 4. I read through the thread from beginning to end a few more times, 5. I usually never find the answer to the original question.

My current issue is that I need to: 1. have a TCP/IP client send and receive messages to a TCP/IP Server. This is very basic stuff. I've done this many times in many languages (C, C++, C#, VB) using many different OSs and SDKs. But I have not been successful with the Sitara.

What I would like to initially prototype is: just have the TCP/IP client send a message to a TCP/IP server. (I'll figure out the other use case, once I seen an actual example that works)

Could someone actually send me a code snippet that does this? There must be hundreds of users that are already doing this.

I'll have a PC acting as the server running some test code that will print out any message. I( can also watch the packets via Wireshark.

The code snippet can be for Linux or RTOS (I'll use either)

I need to have the TCP/IP communication pass through one of the 2 default PRU RJ45s : PRU1-ETH0 or PRU2-ETH1

Please don't refer me to another example that might be similar - I've already tried and failed to get those working

I just need one snippet  that shows 1. setting up the socket, 2. connecting to the server, and 3. sending 1 message

Thanks in advance.

Linux/AM3352: About RGMII glitch Issue

$
0
0

Part Number:AM3352

Tool/software: Linux

Hi SIr 

We measured the RX CLK signal in RGMII interface and found the issue

During the CLK rising & falling time , the glitch would show up.

Question:

Whether the glitch causes emac to misjudge data while latch data 

Thanks

BR

Yimin


TMS320F28377S: an example ccs project of the controlSUITE software package

$
0
0

Part Number:TMS320F28377S

Hello,

I have a question on an example ccs project of the controlSUITE software package.

Specifically I have a question on the following ccs project: controlSUITE>device_support>F2837xS>v210>F2837xS_examples_Cpu1>cla_matrix_mpy

I have built the ccs project and executed it in the debug environment.

I have included the screen capture display of the execution result.

After the execution has been done, the values of the pass and fail variables are still zeros.

They should be pass=9 and fail=0 if the project were executed correctly.

Through some tests, I have found out that the program flow does not exit from the function of Cla1ForceTask1andWait().

In addition, I can not figure out why the status of CPU1_CLA1 is displayed as (Disconnected : Unknown) even though the status of C28xx_CPU1 is displayed as (Running).

Thank you for your guidance.

With regards,

G. Kim

TMS320F28374S: Vref 3.3V

$
0
0

Part Number:TMS320F28374S

The ADC Signal References are listed in Table 5-44 ADC Operating Conditions (12-Bit Single-Ended Mode)] of the datasheet as having a nominal maximum voltage of 3.3V. With a nominal typical value of 2.5V to 3.0V.

Further table 5-45 [ADC Characteristics (12-Bit Single-Ended Mode)] specifies various error, noise, and performance characteristics of the ADC. Specifically these characteristics are given at 2.5V VREF.

Has TI quantified the characteristics of the ADC at a VREF of 3.3 or even 3.0V?

What is the benefit (if any) of running VREF at 2.5V instead of 3.0V? (From the perspective of the tms320f28374s Performance.)

Is there any danger in running VREF at 3.3V?

BR

Anders Lange

TPS65981: StandAlone 60w sink setup, reference design ?

$
0
0

Part Number:TPS65981

So I am trying to get a 60w (20v 3A) sink setup working but with this chip I need to program it to accept the desired profile or can I achieve that through hardware? 

BQ24296M: BQ24296M temperature monitor

TPS65981 StandAlone 60w sink setup, reference design ?

$
0
0

So I am trying to get a 60w (20v 3A) sink setup working but with this chip I need to program it to accept the desired profile or can I achieve that through a hardware setup ? 
Would really appreciate any help possible as im on a deadline and no manufacturer for "stand alone" chips has a reference design I can check. 

TLV320AIC3104: Applied as an audio splitter

$
0
0

Part Number:TLV320AIC3104

Hi Team

My customer want to find 1:4 audio splitter of the below.

If they use TLV320AIC3104IRHB, can they get solution?

('Audio in' is MIC Input.) 

TPS65987D: BC1.2 setting in 0x29 register

$
0
0

Part Number:TPS65987D

Hi,

Should we expect TPS65987 would short DP and DM pin while BC1.2 is configured as DCP in 0x29 register?  Also this setting at host side(laptop) should not be workable with a USB2,0 disk?

PLease check below for the DP/DM measurement with them connected from type-c connector to TPS65987 while a USB2.0 disk is connected (through a type-c to type-A dongle).  These two waveform show the behavior of DP/DM while 0x29 BC1.2 setting is changed between DCP and CDP.  Customer said their laptop with such test can still detect the USB20 disk correctly.  Is it correct behavior?  Why?

DCP switched to CDP

CDP switched to DCP

Thanks!

Antony


CCS/TMS320F28069: ADC calibration issue

$
0
0

Part Number:TMS320F28069

Tool/software: Code Composer Studio

Hello,

I am using TMS320f28069 control card . I have taken the "Example_2806XAdcSoc" example code . ADC is of 12 bit resolution (ie 4095 at 3.3 v).

1. Whenever I am connecting the ADC input pin to Ground  pin of the docking station i am getting 0 in the result register , but when i am connection the input pin of ADC to 3.3 v the output count is fluctuating  from 4095 to sometimes 4093 .  I am not sure why is this happening ?? P.S I have used the ground and 3.3 v pin from the docking station.

2. Also  if I am not using the ADC offsert calibiration function the output register fluctuates for both ground as well as 3.3 V . So plz let me know if the  use the offset calibration function is necessary ??

3. Also why is it needed to calibrate the ADC each time we run the code . Accoding to me if once we did the calibration next time it should not be required to calibrate the ADC again .

Please let me know reasons for this strange behaviour , if any other steps is needed to be done.

I have  read the post "e2e.ti.com/.../587441" but it is still not clear why the value is fluctuating . Also i cannot under the nned of calibration every time .

Thank you

Rohit Sawa

CCS/CC1350: how to run the uart emulation code of sensor controller

$
0
0

Part Number:CC1350

Tool/software: Code Composer Studio

Hi,

1)uart emulation code Build is working but while debugging i am getting error 

Cortex_M3_0: Failed Board Reset: (Error -600 @ 0x0) A required dynamic library could not be located. The library isn't on the search path. (Emulation package 8.0.27.9) 
IcePick_C: Error connecting to the target: (Error -600 @ 0x0) A required dynamic library could not be located. The library isn't on the search path. (Emulation package 8.0.27.9) 

2) And i tried to create a new project there build and debug both are working but echo of data is not working means data is not transmitting and in ccs while running it going in to  scCtrlReadyCallback() function but after that it is not going in to scTaskAlertCallback() function

3)In sensor controller studio for uart only one function is there but i need tx and rx API for uart .If it is there please provide

Regards

KUMUDA 

LSF0108-Q1: VIL / VOL spce?

$
0
0

Part Number:LSF0108-Q1

Hi team,

For LSF0108-Q1, it seems that there is no spec of VIL/VOL in datasheet. Is there any reason not having the spce?

Can you let me know the spec for each voltage?

Thanks,

Sam Lee

TLV320AIC3104-Q1: Configuration support required.

$
0
0

Part Number:TLV320AIC3104-Q1

I am testing the audio playback from the SOC to the codec. The SoC detects the codec and I am able to play the audio on the speaker. I am trying to play a wave file which is a sine wave of 1Khz frequency sampled at 16Khz , 16-bit word length bit rate 512Khz.

The audio path is Soc -> TLV320AIC3104-Q1 -> TAS5421-Q1 -> speaker. 

I am using the following register settings in the codec settings calculated based on the section 10.3.3.1 

The clock is provided to the codec using the BCLK pin of the codec and I am using the PLL to generate the frequency. I had chosen the fs(ref) as 48Khz. 

Fsref48000
PLLIN512000
K48.0000
R8
P2
NCODEC3
J48
D0

Reg 70x08
Reg 1020xa2
  
Reg 110x08
Reg 30x82
Reg 20x44
Reg 40xC0
Reg 5 & 60x00
Reg 1010x00
Reg 220x07
Reg 90x00

I play the audio file using the aplay utility in alsa and I am measuring the output of the speaker on the Oscilloscope on the speaker+  and measuring the frequency of the generated sine wave. I observe the input signal the output observed on the scope is not matching. ( attaching the Scope output for reference). I observe the I2S output between the SoC and Codec is as expected. ( attached for reference).

I want to know if the register setting selected are right or if I need to configure any other registers.

(Please visit the site to view this file)

 

DLPNIRNANOEVM: 95.UB101GC0A

$
0
0

Part Number:DLPNIRNANOEVM

I'm using DLP NIRscan Nano EVM from TI for some analytical applications. But I'm so confused about these signals exported in the csv file such as reference signal, sample signal (intensity) and absorbance. Does anyone here know clearly about these? And would you mind explaining to me and giving me more information about that. Thank you very much!

Viewing all 262198 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>