↧
TPS61088: Vin 9.5V, Vout 10V, Iout 1A condition
↧
TMDSHVMTRPFCKIT: ADC offset calibration and conversion
Part Number:TMDSHVMTRPFCKIT
Hi,
Could you please provide me a detailed explanation on how you achieved ADC offset (calibration) and how you convert ADC results in HVPM_Sensorless_2833x?
I am trying hard to understand it, but it is very hard for me to grasp especially with the per-unit system used. I am using TMDSHVMTRPFCKIT with TMDSCNCD28335 controlCARD.
Thanks,
↧
↧
TPS61175: Is there a programmable boost converter solution
Part Number:TPS61175
Hi, guys. TPS61175 supports voltage output up to 38V.
I was wondering whether there is a programmable solution to change the boost converter's output via SPI, I2C, UART, etc.
Is there a boost converter IC that can change the output like this?
Or should I connect a digital potentiometer like TPL0501-100 to the boost converter to control the voltage output?
↧
TPS61089EVM-742: TPS61089 couldn't handle 2Amp load even the datasheet says it can.
Part Number:TPS61089EVM-742
Hi,
I need to boost 3.3v (battery powered) to 9v to drive a DC solenoid. the solenoid requires minimum 1.6Amp. Hence I purchased TPS61089EVM-742 to test its capability because I saw TPS61089 can handle up to 2 Amp from the datasheet. I was able to get 9v from a 3.3v battery without any load. Once I connect the solenoid, the output voltage drop to 3.6v which couldn't meet the requirement of the solenoid. Why did the voltage drop even the datasheet says it can handle up to 2Amp? If this chip is no good for my purpose, please make a recommendation.
Thanks!
↧
ADS1299: Question of Bias Connection With Multiple ADS1299 Deices for EEG
Part Number:ADS1299
Hi Sirs,
When using multiple ADS1299 devices for 16 channels EEG measurement, how can we handle the bias circuit? Should we share one reference electrode and one bias electrode for multiple ADS1299 devices? Would you please provide reference schematic in this case?
Thank you and Best regards,
Wayne Chen
06/06/2019
↧
↧
UCC25600: UCC25600 sch and pcb check
Part Number:UCC25600
Hi Hong:
Please help to check my customer schematic and PCB layout. thanks!
The PCB file can't upload, How can it be provided to you?
(Please visit the site to view this file)
↧
TMS320F28035: How much is the flash erase time if the erase cycle>100?
Part Number:TMS320F28035
As shown in SPRS584L, for F28035, the maximum erase time for each flash sector is 12s, and there is one note under the Table 5-14. Flash Parameters at 60-MHz SYSCLKOUT: "Maximum flash parameter mentioned are for the first 100 program and erase cycles". So, how much is the flash erase time if the erase cycle>100? Customer does want to know about this in their control.
↧
BQ25570EVM-206: Low Power Harvester Power Management IC for Hi-Z, Hi-V application
Part Number:BQ25570EVM-206
I have a BQ25570 dev board I have been experimenting with: BQ25570EVM-206
The application is a Hi-Z coil that generates 0-130VAC from a magnetic field. The coil DCR is 350Ohms. It is connected to a diode (non-synchronous) bridge rectifier, adequately filtered, and fed into a 150VDCmax buck SMPS to output 1.8-5.0VDC, it is set at 3.3VDC. On the topic of serial connection of multiple control loops; I can go into detail of it's design however the initial questions should not require this info. This 3.3VDC output is "clean" by most standards when the input power is adequate. The first stage buck has no UVLO and will close or pass the source when under Vreg (1.8VDC-5.0VDC). There is also no boost function but CM and DCM is obviously in play. The "load" is a BQ25570 (via noted TI EVM) with a Li-poly battery on VBAT and VSTOR has been addressed with the datasheet capacitance. There are no other loads on VOUT or what is also sometimes labeled VSYS.
The mag field for the source coil is mag cycle or RPM based. I am concerned about the boundary conditions and hence the attraction to this type of integrated controller. The input power is capable of 1W output post the buck SMPS however my issues are not in this region of operation. The issue is in where the BQ25570 is "asked" (better defined as expected) to cease charging and rely on VBATT for any load needs.
Below present my questions and issues relative to the BQ25570;
1) The VBAT output does not appear to maintain a minimum impedance CC regulation or disconnect when the source impedance can not meet the demand or provide a healthy input. VIN will totally collapse the source. This does not appear to follow the purpose for PV and other Hi-Z applications.
2) In the state defined above, without disconnecting the load, the system is totally unrecoverable even if the source recovers or becomes near ideal. Disconnecting VBAT remedies the issue.
I would like to know the parameters of the BQ MPP controller with the source. Is it not compatible with another SMPS or control loop at the input? Perhaps the VIN "test pulse" time does not align with the input buck's di/dt slaving the capacitance. I should note the input capacitance ultimately does not matter. If the input impedance monitoring for the BQ25570 is purely V based, there should not be an issue. The system as described never recovers as noted above.
The purpose is to provide a Li-ion/Li-poly charge controller that is compatible with a Hi-Z source that also produces its power from Hi-V, Low-I relative to PVs. I require pre-stage power management to meet the BQ25570's low input voltage range. The source coil has been tested with a few buck converters to non-intelligently (passive CC limit) charge the same batteries and ultra-cap or super-caps without issue in recovery. The obvious caveat is that the cell is not allowed to back-feed into the DC shorted source coil through the first buck stage, this is not the case.
Thank you
↧
LMK04808: LMK04808 Phase Detector?
Part Number:LMK04808
Dears.
I am using LMK04808 well.
When the phase detector value of PLL2 shown below is changed to a value other than 30.72MHz, unlock occurs in PLL2.
How do I set the lock to 15.56Mhz?
What settings will be changed when changing Phase Detector value?
Please let me know how to set GUI.
Thank you.
↧
↧
DRV8885: DRV8885 DAC
Part Number:DRV8885
Does the formula of Formula 1 apply to each driver?
↧
SN74AUC00: About Quality & reliability of SN74AUC00RGYR
Part Number:SN74AUC00
Please tell me 「Early life failure rate」 and 「Early life failure rate supporting data」 of SN74AUC00RGYR.
I was not found at the following URL.
I was not found at the following URL.
↧
HD3SS3412A: Difference with HD3SS3412
Part Number:HD3SS3412A
Hi,
I saw the other e2e thread saying the difference between these two parts is just the reel size. I'm not noticing the difference in the datasheet. Can you share some more details? I want to make sure I'm not missing something.
Thanks,
Darren
↧
CCS/TIDC-EVSE-WIFI: linker error
Part Number:TIDC-EVSE-WIFI
Tool/software: Code Composer Studio
I got this error last step when it's linking:
cannot find file null: cannot find file
errors encountered during linking; "emeter-app-6736.out" not null: errors encountered during linking; "emeter-app-6736.out" not
I have tried both V15 and V18 compiler, but results are same.
Please help. Thanks a lot.
JD
↧
↧
TIPD108: Adapting triangle generator from TIPD108
Part Number:TIPD108
Hi,
I've had a read over the TIPD108 design reference guide and it details a triangle generator of 500kHz of roughly 5Vpp offset at 2.5V.
Im looking at mirroring this design with the aim of generating a triangle wave of +/- 4V (8V to -8V) with no offset. It seems this would require a comparator with an output capable of the same voltage range as the input, allowing negative output voltages (not CMOS).
Would this comparator do the job? http://www.ti.com/product/TLV1805/technicaldocuments. It has a supply range of up to 42V.
For the opamp, this FET opamp seems appropriate http://www.ti.com/product/OPA2810.
Thanks
↧
DS80PCI800: When do we need a PCIe repeater?
Part Number:DS80PCI800
Hi there,
We are designing a Board-to-Wire PCIe GEN3.0 x8 connection. The PCB trace length is about 10000mil(10inch), and cable length is about 0.5meter.
Someone thinks both the length of PCB trace and cable are too long, Signal Integrity(SI) might be an issue, and we may need a PCIe redriver (repeater) inserted into the signal path.
My Question:
(1) Is there maximum PCB trace length, or cable length , or total signal path length requirement for PCIe ?
(2) Under what circumstance should we use a PCIe repeater like ds80pci800 ?
These may be general questions, but any comments are appreciated ! Thanks.
↧
RTOS/LAUNCHXL-CC26X2R1: Got errors from ROV
Part Number:LAUNCHXL-CC26X2R1
Tool/software: TI-RTOS
Hi ,
I use the latest SDK to run default ble5stack example(project_zero & simple_peripheral). But I got some errors from the ROV tool.
Please see the following photo, even if this error occurs, it still can work properly. I would like to know if this error has any side effects.
SDK Version: simplelink_cc13x2_26x2_sdk_3_10_00_53
CCS Version: ccs901
Hardware Version: CC26XX Rev E
Thanks.
BR
Trevor
↧
LDC1612EVM: I would like to express the operating principle of inductive sensor as a formula
Part Number:LDC1612EVM
We are studying inductive sensors using the LDC1612 EVM.
Could you explain the operation principle of inductive sensor with a formula?
(Quoting Maxwell's equation etc.)
Relationship between L and d (The conductivity, permeability, etc. of the target should be included in the parameters as well)
Please also use the capacitor used for the resonance circuit as a parameter
↧
↧
66AK2H06: how to set exception propely?
Part Number:66AK2H06
Hi all,
how to i set the exception properly with CSL?
i try to use the same way with normal interrupt but it doesn't work.
here is my code
int eventIDNMI[] = // CIC module output to INTC module input
{
CSL_C66X_COREPAC_TIMER_11_INTL,
};
_IntcVectId vectIDNMI[] =
{
CSL_INTC_VECTID_EXCEP,
CSL_INTC_VECTID_7,
};
hIntcNMI[0] = CSL_intcOpen(&intcObj, eventIDNMI[0], &vectIDNMI[0], NULL);
CSL_intcHookIsr(vectIDNMI[0], NMI_ISR_handler[0]); // Hook the ISR's
CSL_intcHwControl(hIntcNMI[0], CSL_INTC_CMD_EVTCLEAR,NULL); // Clear any pending interrupts
CSL_intcHwControl(hIntcNMI[0], CSL_INTC_CMD_EVTENABLE,NULL); // Clear any pending interrupts
then i set the register TSR to enable it.
Uint32 chipReg[1];
chipReg[0] = CSL_chipReadReg (CSL_CHIP_TSR);
CSL_chipWriteReg (CSL_CHIP_TSR, chipReg[0] | 0x0000000c); // enable all exception
I want to use timer 11 to trigger exception but if it doesn't work.
it is ok to use CSL_INTC_VECTID_7 for the normal interrupt but I want the DSP can use CSL_INTC_VECTID_EXCEP for the exception.
Does anyone know how to set exception properly?
Thanks
↧
CCS/TMS320F28075: Long-running chips suddenly reset
Part Number:TMS320F28075
Tool/software: Code Composer Studio
Our company's products are based on 28075 chips and have been on the market for more than two years, about 10,000 machines(UPS) are in operation in the market.
At present, there are two similar chip restart problems in the market. One machine runs for 8 months and the other for 6 months. Suddenly, the reset of the DSP chip appears. Consideration of incomplete market feedback information, we estimate that the frequency of restart problems is about 5,000 machines running continuously once a year.
We consider the following three factors for chip reset.
1. Program bug
We have thoroughly examined the product procedures and found no possibility of chip reset. If there are inherent bugs in the program that lead to chip restart, there should be a lot of problems in the market.
2. Chip power supply
Our products use both ARM and DSP chips. Only the DSP chip will reset, but the ARM chip will work properly. At the same time, we have done the power supply test, there will be no single reset of the DSP.
3. Environmental impact(maybe)
EMC testing is done when the machine is out of the factory. At present, we are doing more rigorous EMC interference testing for these two machines.
4. Internal factors of chip(maybe)
There will be a lot of restart factors inside the chip.
(1)External Reset (XRS) We're doing interference tests.
(2)NMI Watchdog Reset (NMIWDRS) The manual describes "The device has a non-maskable interrupt (NMI) module that detects hardware errors in the system". We don't know how to test it.
Since it is impossible to reproduce the problem directly from experiments, the analysis of this problem has progressed slowly.
Do you have any idea ?
Thanks and regards,
Jetfan
↧
TM4C123GH6PM: Interrupt Priority (PRIx) register operation procedure
Part Number:TM4C123GH6PM
Hello,
Could you please advise a general, or right procedure of interrupt priority change by PRIx register operation?
For example, the following steps would be required at least: Interrupt disable, Priority change, Wait for the change effective, Interrupt enable.)
p.s. This question looks close to Q1 in my previous thread. Ralph has responded it but I'm sorry, my question was not good. Please let me ask this revised question.
↧