Hi, I'm planning to use the ADS4229 dual adc for an FPGA driven RF signal acquisition application. I need to sample 2 analog signals with a 250 MHz sampling clock.
It is not clear to me if the 250 MSPS of the ADS4229 is referring to the per channel sampling speed or the overall (2 channel ) sampling speed.
Any input ?
Thanks, Joel