LM5145: Circuit and Evaluation Kit Questions

Part Number: LM5145

Hello,

We are working on a design with the LM5145 and had some questions:

1. Why are 2 net ties shown in the eval kit schematic, but not seeing them on the Eval Kit PCB?
2. Why are “NC” (no connect) pins connected to GND on Eval Kit?
3. Are pin 12 PGND and pin 6 AGND tied together inside the IC? Block diagram indicates AGND and PGND are completely separate.
4. In functional diagram figure 8.2, I’m not seeing a pin for Thermal Tab under IC. Eval Kit ties PGND and AGND under the IC.
5. The max current from 7V reg for logic supply is called out as 40mA min. Is this capable of delivering 40 mA to other circuits, or do we need to account for the IC quiescent current as well in this number?

Thank you, Keith