Quantcast
Channel: Forums - Recent Threads
Viewing all 262198 articles
Browse latest View live
↧

MSP430FR2111: I have no idea about sampling CLK of ADC

March 15, 2019, 7:12 am
$
0
0

Part Number:MSP430FR2111

I want to know how many times the sampling clock of the ADC is the master clock.

In other words, I want to know how many times the sampling clock of the ADC corresponds to the master clock pulse.

Finally, I want to operate the external circuit in accordance with the conversion of the ADC.

To do so, I must be able to predict what bit the ADC is currently converting.

In MSP430FR2111IPW16, I can not output the sampling clock of the ADC from the external pin as a specification.

So I want to simulate(make) the sampling clock using the master clock(ACLK) and IC of hexadecimal counter etc.

I use ACLK as master clock (ADCCLK).

4 pulses of ACLK pulses are used for sample and hold.

All CLKs are not divided by the divider.

And 10 bit ADC use 12 pulses of ACLK.

p.554, p.551

So, I think sampling clock is 4+12=16 pulses of ACLK.

But I think it's probably wrong.

So, please tell me how to check how many times the sampling clock corresponds to ACLK.

And, please tell me in detail the function to which the pulse of ACLK that constitutes the sampling clock is given.

In the first place, I think that ADC conversion is being repeated with sampling clock (ex. 16 pulses of ACLK) repeated constantly, is it correct?

If not, I think that I can not do what I want to do if there are interrupts before and after conversion due to other operations etc and the sampling clock is constantly fluctuating.

I am in great trouble.

If you'd kindly teach me.

I'm sorry in poor English.

Have a good day.

Source code written by me is here.

drive.google.com/open

↧
Search

TMS320F280049: Schematic diagram for F280049

March 15, 2019, 7:21 am
↧
↧

LAUNCHXL-CC1352R1: How to connect a GP timer output to an I/O pin when the timer is in the edge counting mode (not PWM mode)?

March 15, 2019, 7:23 am
$
0
0

Part Number:LAUNCHXL-CC1352R1

I want to use two GP timers in the edge counting mode to generate I/Q signals.   For that I need to route two I/O pins to the inputs of the timers for the edge detection.  I also need to route the outputs of the timers to two I/O pins for the generated I/Q signals.   Would you please send me the code to set up the such I/O pins to the timer connections?  Thanks.

↧

UART Communication between 2.8V and 1.8V

March 15, 2019, 7:30 am
$
0
0

I want to establish a UART communication between two modules. The Rx/Tx Voltage levels of the modules are 2.8V and 1.8V. Also, I have only 3.3V as the supply voltage on my board.

Kindly guide me as to how can I perform this level shifting.

 

Thanks

↧

TIDA-00917: Query in ISO5852s auto reset

March 15, 2019, 7:30 am
$
0
0

Part Number:TIDA-00917

Hiii,

         I am trying to implement the auto reset circuit (TIDA-00917, page no.11) in my gate driver. But when i analyzing the circuit i got a doubt. when RDY pin is low , the diode D10  becomes forward biased & C8 will discharge, this will cause a peak current to flow in the diode which is 5/0.2 = 25A  , where 0.2ohm is approx diode forward resistance taken from diode datasheet. This current may destroy the device. Please solve my query.

Regards

Nagasahitya

↧
↧

REAPIR SERVICE

March 15, 2019, 7:31 am
$
0
0

Dear All,

Most probably my TMDSHVMTRINSPIN KIT WAS DAMAGED ELECTRICALLY on DC Power supply Module M6. As a consequence of this issue i'm not able to use F28069M Control card. If I connect J1 USB connector Mpotorware infrom me about this kind of error:

sun.org.mozilla.javascript.internal.WrappedException: Wrapped com.ti.ccstudio.scripting.environment.ScriptingException: Error connecting to the target: emulation failure occurred (<Unknown source>#14) in <Unknown source> at line number 14Restart Completed.

According to me a betetr solution is to analyse and verify if are an electricla malfunction on motor kit board. So my questions are:

1) How I can require a TI Reapir Service?

2) Whi I will contatc to betetr recieve more infromation about this issue?

Waiting for your repley

Thanks'

↧

FDC2212: EMI filter

March 15, 2019, 7:31 am
$
0
0

Part Number:FDC2212

Hello;

may I use emi filter instead of CMD.

AS you know PI filter is like below

The main concept of using CMC and PI emi filter is same.

So may i use PI emi filter, if yes how i chose it for better performance which is the better.

↧

ADS1299: About GPIO.

March 15, 2019, 7:33 am
$
0
0

Part Number:ADS1299

Dears:

There are other two questions about GPIO:

1. If the GPIOs are not connected with anything, and using software to set them as outputs. How about the POWER? Is it higher than connected with GND?

2. If the 4 GPIO are all connected GND with only one resist, is there any influence about the design? Since there need to save pcb space.

↧
Search

CCS/TMS570LC4357: Is halcogen code defining/using VIM_CHANNELS correct?

March 15, 2019, 7:34 am
$
0
0

Part Number:TMS570LC4357

Tool/software: Code Composer Studio

In Halcogen generated code, in HL_sys_vim.h the define is

(line 85)

#define VIM_CHANNELS 96U

This is used in HL_sys_vim.c in two places:

lines 62 through 65

typedef volatile struct vimRam
{
    t_isrFuncPTR ISR[VIM_CHANNELS];
} vimRAM_t;

and in vimInit()

        for (i = 0U; i < VIM_CHANNELS; i++)
        {
            vimRAM->ISR[i] = s_vim_init[i];
        }

Question: Is the macro for VIM_CHANNELS incorrect? What happens with the VIM Channel 96-127? Should VIM_CHANNELS be 126?

There are VIM channels associated with SCI4 Low (119), SCI4 high (114) etc.

Please clarify.

Thank you

Subu

↧
↧

IWR1443BOOST: Use radar-absorbing tube to block beam from walls?

March 15, 2019, 7:34 am
$
0
0

Part Number:IWR1443BOOST

IWR1443BOOST

I wish to measure the level of granular material in a 3m diameter x 9m tall steel tank.

I believe the radar reflections (harmonics) from the metals walls will be a big problem, correct?

There appears to be no available optical lens for the IWR1443BOOST, and no information on making one, cheap that is.

Could I make a tube of a radar-absorbing material and shoot the beam through it, thereby blocking the beam from striking the wall?

My initial calculations are that a 2.5" diameter tube, 6 inches long would block/shield the walls.

What material might work?

↧

Compiler/LAUNCHXL-F28377S: Phase shift problems variable PWM

March 15, 2019, 7:37 am
$
0
0

Part Number:LAUNCHXL-F28377S

Tool/software: TI C/C++ Compiler

Hello everyone,

I have a problem concerning the modulation of my PWM signal. I'm using MATLAB and SIMULINK to acquire a variable PWM signal. I was able to generate three similar variable PWM signals thanks to the synchronisation option. Now, I wanted to implement a phase difference of 120° on the signal, but this is not possible. The 120° phase difference I get, is on the PWM puls itself and not on the simulated sine wave. Of course I want this phase difference on the simulated sine wave and not on the pulses. How should I solve this issue? Should I use another DMA channel or can I still use the phase offset which I was using before?

Thanks in advance!

↧

Linux/AM3354: Daisy Chain Implementation using with EtherCat

March 15, 2019, 7:39 am
$
0
0

Part Number:AM3354

Tool/software: Linux

Dear TI Team,

Currently in our custom board there is only one RMII interface available to be used. In "EtherCAT® on Sitara™ Processors" document it seems that it is  needed to use 2xEthernet PHY(Currently one pcs is available on our board. For the second one there is no restriction for us to use). And again in same document the interface which is used for ETHERCAT is MII. So Based on this we would like to kindly ask you the possibility of a daisy chain implementation with using EtherCat over one RMII.

 

Regards,

Zafer Çalışkan

↧

BQ51050B: Charching current limits

March 15, 2019, 7:45 am
$
0
0

Part Number:BQ51050B

Corresponding to the IEC62133 CB test report of our chosen lipo cell the allowed maximum charging current is 400mA.

Looking at the datasheet I understand the minimum current of the BQ51050B is fixed at 500mA?

Is it possible to limit the maximum charging current to 400mA?

Best regards

Dietmar

↧
↧

AM6548: Issue with AM6548 IBIS Model

March 15, 2019, 7:48 am
$
0
0

Part Number:AM6548

Hi,

We are designing a board with AM6548 processor and facing an issue with the processor ibis model. We are using Hyperlynx 9.2 version for our simulation.

While we assign AM6548 IBIS model(sprm737) of the  processor (in Hyperlynx -> Assign model by Refdes sub menu), tool does not respond and will not recover from this state.

However, we have tried assigning other models, where it works without any issues.

Hence, we believe there is an issue with processor ibis model. 

Could you please recheck the ibis model and let us know if any concerns.

Thank you.

Regards,

Sushruta

↧

TMS570LC4357: SDRAM EMIF synchronous Memory switching

March 15, 2019, 7:51 am
$
0
0

Part Number:TMS570LC4357

Hi QJ,

In the DS of TMS570LC4357, the minimum cycle time for the SDRAM Tc=10ns. (Table6-38.)

does this mean it corresponds to the EMIF-clk 100MHz?

The question comes from the following,

my customer set up the EMIF clock to 150 MHz in HalcoGen and they use the SDRAM device with Fclk @ 166MHz. 

Is it ok?

Thanks,

Needhu

↧
Search

TMS320F28335: About clock design.

March 15, 2019, 7:52 am
$
0
0

Part Number:TMS320F28335

Dears:

From the below picture we can use 50MHz as input clock.

However, from the below picture the crystal is limited in about 30MHz.

How can we design to get the 150MHz frequency?

Pls. kindly help to give some advice.

↧

TCA9800: Need SDAB and SCLB spec for Voh

March 15, 2019, 7:59 am
$
0
0

Part Number:TCA9800

Hi, Please look at TCA9800 datasheet Figure 18.  In this usage the TCA9800 SDAB and SCLB pins drive the '9715 SDAA and SCLA pins via the internal current sources in the '9800 to generate a logic HI at the the '9517 pins.  The designer must be certain that these current sources will pull up the '9517 SDAA and SCLA pins to a voltage that is at least the Vih MIN spec of the '9517, which is Vcca * 0.7V.  I'm sure the '9800 meets this requirement; however, there is no spec in the '9800 datasheet that states it will.  What is the MIN guaranteed Voh at 100uA (or some other reasonable load current) for the SDAB and SCLB pins of the TCA980x?  Please add this to the datasheet for completeness. If I'm missing something and this information is already in the datasheet, please help me locate it.

Thanks, Andy

↧
↧

Bluetooth module controlled via I2C

March 15, 2019, 8:03 am
$
0
0

Hello,

Im asking if there is an ti bluetooth module that can be controlled from I2C and you guys can recommend one for me.

Thanks.

 

↧

CCS/EVMK2EX: Undefined instruction in startup code with -mfloat-abi=hard -mfpu=neon when booting from NAND/Bare Metal

March 15, 2019, 8:04 am
$
0
0

Part Number:EVMK2EX

Tool/software: Code Composer Studio

Hi,

I am having an issue enabling and using the VPF/Neon instructions on an EVMK2E Development board when running from NAND boot/bare metal during TI provided startup code. The issue may not be isolated to just booting from NAND, see details below. I can also see this issue on an AM5K2E02 processor on a custom board.

Using windows, I created a new Empty CCS project (with main.c) targeted at the 66AK2E05 with GNU v7.2.1 compiler and using the 66AK2Gxx.lds linker file. Similarly to how it is described in section 9.9.3 of http://software-dl.ti.com/processor-sdk-rtos/esd/docs/latest/rtos/index_examples_demos.html

I downloaded the shared device support package from here http://processors.wiki.ti.com/index.php/Device_support_files#Sitara_AMxxxx as the updater is writing a zero byte fil(econfirmed here https://e2e.ti.com/support/tools/ccs/f/81/p/780727/2894728)  to startup_ARMCA15.S, so I copied it from the package location shared_device_support_1.1.1\arm\include instead.

-mfloat-abi=hard was already specified but I had to add -mfpu=neon for compilation to succeed.

The project contained a target configuration 66AK2E05.ccxml which I used to create a debug configuration. This was connected using the XDS200 onboard debugger.

There is no initialization .gel file as I am running bare metal and all setup is intended to be done by the code itself.

I set the EVMK2E in “no boot” mode and connected to the A15 Core 0.

What I see and how to replicate:

-          Connect to A15 core 0 using XDS200 onboard debug probe

-          Set a breakpoint at line 87 of startup_ ARMCA15.S (may need to load symbols for this)

-          System reset (ctrl+shift+s)

-          Suspend Processor

-          Run->Load->Load Program… TestVFP.out

-          Program pauses at ln 87. Step through and on ln 100 the code will jump to undefined instruction vector ln 161.

There is a hint to what is happening as the CPACR registers are not able to be changed and it appears the processor is in non-secure mode. So the VFP co-processor enabling is not succeeding as the processor is not in secure mode.

Also if you trigger a cpu reset (Ctrl + Shift + R) via the debugger, after the system reset, but before loading the code, then the CPACR registers are able to be changed and the VFP enable and fmxr instruction are executed without issue and the program continues on to main. This is because the processor resets to be in secure mode. This is not a solution though.

When booting from NAND when the RBL (Rom Boot Loader) jumps to the start address of the program, it is also in non-secure mode. I have verified this by reading the Secure Configuration Register (SCR) register when the RBL hits the program start address breakpoint. It has a value of 0x00000031 instead of its reset value of 0x00000030. I can get the NAND booted code to run by resetting the CPU and manually changing the PC to the start address (skipping the RBL). This proves that nothing is wrong with the startup code itself but again is not a solution.

This means that the program encounters an undefined instruction when trying to enable VFP/Neon from NAND boot.

  1. Can someone confirm that the RBL causes the A15 to enter non-secure mode before executing the code it reads (from any interface? NAND, UART etc).
  2. If so, is there a way for it to keep the processor in secure mode for the executing code? Or to enter secure mode without causing an exception (I'm still looking into this myself)?
  3. If not, is there a way to enable the VFP/Neon when booting from NAND? I cannot imagine that this functionality is unavailable from certain boot modes, so how can I enable it on a bare metal system for this processor?

I should mention that I did not have this issue with the AM5728 which uses A15 cores when booting and running bare metal code from eMMC memory.

Thanks,

Jasvinder

Tool Version Information:

Code Composer Studio Version: 8.3.0.00009

Keystone2 PDK 3.1.4.7

Sitara device support 1.4.5             

Shared device support 1.1.1

TI Emulators 8.0.903.2

GCC ARM Compiler Tools 7.2.1.2017-q4-major

Compilation Flags:

-mcpu=cortex-a15 -mtune=cortex-a15 -marm -mfloat-abi=hard -mfpu=neon -I"C:/ti/ccsv8/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major-win32/arm-none-eabi/include" -Og -g -gdwarf-3 -gstrict-dwarf -Wall -specs="nosys.specs"

↧

UCC28911: No startup of powersupply

March 15, 2019, 8:06 am
$
0
0

Part Number:UCC28911

Hi there!

I'm developing a ignitionmodule for an older type jetski/ universal to older engines. 

For this unit I've an huge band of input voltages going from 60-280VAC (and in worstcase more) after a long search on the internet I ended up with the UCC28911-chip and its reverence design. 

After implementing the reverence design into my own design, and ordering/soldering the PCB, I cant get the powersupply to work properly.. 

the output voltage is about 1/2VDC and should be 5VDC. 

when I remove the preload resistor, the voltage goes up to 5.2VDC, when I connect an LED to the output, the voltage drops to 2.4VDC and the LED starts blinking softly.

I'v tried changing the IPK resistor, as wel as the VDD resistor.

When hooked up to a scoop, I can see that the voltage on the VDD pin is going up and down between 10 and 5.2V, this wont change if change the inputvoltage (tested with 60VDC and 60-120VAC)

the drain is showing a wierd signal (see blue signal in the picture)

this signal is apearing when the VDD pin is at 10VDC, after this signal, the VDD-pin is slowly dropping to 5.2VDC and starting to go up to 10.2VDC quickly.

the used schematic:

what is wrong with this schematic?

I've used reverence design when designing the PCB.

please help me!

↧
Viewing all 262198 articles
Browse latest View live
Search
<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>