Part Number:TPS55160-Q1
Hi
My customer ask for the recommending land patterns of TPS55160-Q1.
Could you give me them?
Best regards,
Yokota
↧
TPS55160-Q1: The land patterns of TPS55160-Q1
↧
TVP5158: TVP5158
Part Number:TVP5158
TVP158 is NRND. May I know the next gen or suggested solution ?
↧
↧
LM5150-Q1: Is LM5150 suit to replace MP3910 ?
↧
INA233: Figure 43. Typical High-Side Sensing Circuit Configuration, INA233
Part Number:INA233
Hi all
Would you mind if we ask INA233?
On the datasheet "Figure 43. Typical High-Side Sensing Circuit Configuration, INA233", Vbus connects to IN-.
In case of High-Side Sensing, should VBUS connect to IN-?
We could not find why VBUS connect to IN-.
Could you let us know it?
Kind regards,
Hirotaka Matsumoto
↧
TVP5158: replace solution
Part Number:TVP5158
Hi TI pal
We want to test BT656 signal for Jacinto 6 CPU video function test, and we found that TVP5158 was designed in the EVM.
We want to design the circuit the same as the EVM, but the sales feedback that TVP5158 is EOL now. Is there any simpler
video decoder could transfer HDMI to 8 bits BT656 or someone contains 8 bits BT656 inter pattern output
↧
↧
UCC28063A: PF optimization for UCC28063A
↧
for HDBaseT
Hello E2E,
Does TI have the solution for HDBaseT? for example interface, PoH, and more.
Regards,
ACGUY
↧
TPS92690: May TPS92690 suit to replace MP3398?
↧
UCC28950: UCC28950 dead time setting
Part Number:UCC28950
Hi, team. It is nice to find you all here. I have one question about how to set the dead time of UCC28950. If we connect ADEL to GND, the minimum dead time set through DELAB and DELCD is 250ns. Now I want to set the dead zone time at around fixed 150ns. Refer to fig.48 and page 56 of the manual to pull ADEL to VREF through the resistance network.
- May I ask if ADEL can only be set at 0.2v or 1.8v?
- Can I set it between these two values? Will it increase chip losses?
↧
↧
SN75DP139: SN75DP139 EMI issue
↧
LM5050-1: Wondering if Vgs voltage is too low
Part Number:LM5050-1
Hi expert,
My customer uses LM5050-1 in their USB-C / Adapter Oring application. And they tested on their mother board and result is shown below. We can know Vgs(Vgate-Vin) would be 3V maximum. We are wondering if it is too low causes Rdson too high. Or this test result makes sense, could you please kindly let us know why it would be?
They tested with below schematic without the red circle resistor. Another question is if we can place pull down resistor at GATE pin? Thanks a lot!!
| S0 | Full Load | S5 |
Watt | 15w | 63w | >15W |
Vin | 19.86V | 19.9V | 19.86V |
Vg | 20.4V | 23.08V | 21.77V |
VSD | 0.44V | 0.023V | 0.022V |
Best regards,
Ann Lien
↧
IWR1642BOOST: Even if tracker is disabled with "trackingCfg" parameter, tracking is done.
Part Number:IWR1642BOOST
Hello.
Even if tracker is disabled with "trackingCfg" parameter, tracking is done.
In the "tm_play" of the traffic monitor lab, we changed and executed the config file as follows.
---------------------
"C:\ti\mmwave_industrial_toolbox_2_4_0\labs\lab0013_traffic_monitoring_16xx\chirp_configs\mmw_tm_demo_ph2.cfg"
Before change : trackingCfg 1 1 250 20 75 470 50 88
After changing : trackingCfg 0 1 250 20 75 470 50 88
---------------------
By changing the first argument from 1 to 0, the tracker should be invalid, but tracking will be done.
Even if you change to 2 instead of 0, tracking will be done.
Is my recognition wrong something?
I am referring to the following information.
e2e.ti.com/.../733483
Thanks.
↧
RTOS/TDA2: [TIDL_OD + LD] We get wrong result
Part Number:TDA2
Tool/software: TI-RTOS
Hi,experts
We use TDA2xx and combine the TIDL_OD usecase and Lane detectation usecase as our custom usecase
the flow as below
(Please visit the site to view this file)
and the log as below
(Please visit the site to view this file)
We have a video record about the result
(Please visit the site to view this file)
From the record, the object detection seen looking like working right in first frame
Can you tell us why ?
where is the wrong in our flow?
↧
↧
DS90UB962-Q1: SFILTER Details
Part Number:DS90UB962-Q1
[ DS90UB962-Q1 ] SFILTER Details
Hi,
Can you elaborate how "SFILTER" works?
It's not discussed much in the datasheet.
It should be part of AEQ, but no details.
Thanks,
Ken
↧
TPS23751: the customer use TPS23751 in AT-type2, is it also can be backward compatible AT-type1 ?
↧
CCS/TMS320F28377D: Can you increase the serial programming speed?
Part Number:TMS320F28377D
Tool/software: Code Composer Studio
Using C2Prog.exe software, the HEX file size is about 960KB, and the programming time is about 4 minutes. Can you improve the programming speed?
Thanks！
↧
CC3220MODA: STA and WiFi direct
Part Number:CC3220MODA
Hi Experts,
I would like to make a WiFi direct connection when CC3220MODA is working as a STA connecting to an AP.
Do they work simultaneously?
If not, is it possible to make the WiFi direct first and then it backs to the STA mode when WiFi direct finishes?
Am I making sense?
Thank you for your kind check.
Best regards,
Hitoshi
↧
↧
RTOS/CC2640R2F: [CC2640] Read RSSI from Central to Peripheral
Part Number:CC2640R2F
Tool/software: TI-RTOS
Hi,
I'd like to read RSSI at peripheral device.
I've found some example code for central device(role). But, couldn't find any code for peripheral device.
Thank you for your help in advance.
Regards,
Soonhwan Jung
↧
DRV8873-Q1: Clear condtion in case of OCP with DRV8873H-Q1(Hardware version)
Part Number:DRV8873-Q1
Hi all
Would you mind if we ask DRV8873-Q1?
Could you let us know the clear condtion in case of OCP with DRV8873H-Q1(Hardware version)?
In software version DRV8873S-Q1, there is the description as follows;
Normal operation resumes (motor-driver operation and nFAULT released) when the OCP condition is removed and a clear faults command has been issued either through the CLR_FLT bit or an nSLEEP reset pulse.
In case of DRV8873H-Q1(Hardware version), does normal operation resume after power on reset?
Kind regards,
Hirotaka Matsumoto
↧
UCC28780: UCC28780 Startup transition
Part Number:UCC28780
Hi,
I have some question about the startup transition.
In the datasheet page 27, during Vcst(SM1)=0.28V, the PWMH is disabled. So it means there will be no resonant current during this stage.
But in the test waveform, I found the PWMH is active, so you can see there will be resonant current during this stage.
CH2: Vcs; CH4: Ipri;
↧