Quantcast
Channel: Forums - Recent Threads
Viewing all 262198 articles
Browse latest View live

UCC28C42: Open-loop Gain

$
0
0

Part Number: UCC28C42

Dear Engineer!

The ucc28c4x series still screams in production, and to find out why, I read ucc28c42's Datasheet. carefully. 

At the same time, to confirm whether I understand the content of datasheet, the corresponding formula on pages 28 to 31 is calculated, and finally I find that the bode diagram I draw is different from that in datasheet.

I don't know what's wrong or I don't understand datasheet.. I'd like to ask for advice. Thank you! 

See figure:


MSP430FR5969: BSL checksum

$
0
0

Part Number: MSP430FR5969

How is the checksum in the BSL calculated?

TM4C1294KCPDT: SysCtlClockFreqSet changing OSCCLK

$
0
0

Part Number: TM4C1294KCPDT

I have a question about SysCtlClockFreqSet when configuring to use the PLL with the MOSC as its source. I see that the function does the following in that case:

  1. Power up the MOSC
  2. Set OSCSRC to PIOSC
  3. A quick calculation
  4. Set both OSCSRC and PLLSRC to MOSC
  5. Configure PLL and wait for PLL lock. On timeout return error.
  6. Change SYSCLK from OSCCLK to PLL.
  7. Set OSCSRC to PIOSC (added later to address errata SYSCTL#23)

I'm wondering why OSCSRC is changed to MOSC in #4 and if it's really necessary. I don't see any obvious purpose. It also seems strange to change to PIOSC and then almost immediately change to MOSC. Perhaps the second change was only intended to change PLLSRC? The errata seems to support this: "It sets the OSCCLK as MOSC which is not required".

This probably wouldn't matter in a typical system with a crystal, but I have a clock source that may take some time to come up. I do have something in place to delay calling SysCtlClockFreqSet until after the clock is ready, but I suspect that that may be failing on occasion.

I had originally expected a dead clock input to result in a timeout waiting for PLL lock in #5, but it seems that I missed the second change to OSCSRC in #4 which kills the CPU first. There is some opportunity to recover from that with a watchdog timer, but a timeout error would be more flexible. Also, a watchdog reset at that point is pretty much indistinguishable from a watchdog reset later on in application code and that makes debugging more difficult.

At the moment I'm trying to track down a rare WDT reset shortly after startup. If I can ever reproduce it, I'd like to know if it was during the clock switchover. To that end I've modified SysCtlClockFreqSet to stay on PIOSC until switching to the PLL. It seems to work fine, and I now get a specific error instead of a WDT reset if SysCtlClockFreqSet is called while the clock input is dead. I am a bit worried about possible unintended consequences. Are there any known issues this change could trigger?

int main(void)
{
    WaitForFpgaToSignalThat25MHzClockIsReady();
    EnableWatchdog(1000 /*ms*/); // reset occurs after 2 timeouts

    uint32_t clockFreq = SysCtlClockFreqSet(
        SYSCTL_XTAL_25MHZ | SYSCTL_OSC_MAIN | SYSCTL_USE_PLL | SYSCTL_CFG_VCO_480,
        CPU_CLOCK_HZ // 120 MHz
    );
    if (clockFreq != CPU_CLOCK_HZ)
    {
        // This is supposed to handle PLL lock failures.
        // With stock SysCtlClockFreqSet, it's not triggered if the clock
        // input is dead (and the wait is bypassed). In that case a watchdog
        // reset occurs.
        LogError(CLOCK_FAIL);
        SystemReset();
    }

    if (ResetCauseIsWatchdog())
        LogError(WATCHDOG);
    ClearResetCause();

    DisplayLoggedErrors();
    RunApplication();
}

TMS320F28335: JTAG emulator error

$
0
0

Part Number: TMS320F28335

Hi,

I am using code composer studio 7.3 version . As i try to dump the code in to that but i am not able to connect to the target board,its showing emulation error and I am using C2000 series XDS510LC jtag emulator.i list out the errors below

please any one suggested to solve this problem,

when i try to do in another system again i get some other type of error

please give a solution or producer to reset emulator.....also is there any other way to dump the code without JTAG......

THANKS YOU,

Sangeetha Duraisamy 

TPS61196: Can TPS61196 just work as current sink

$
0
0

Part Number: TPS61196

Hi Team,

my customer want to use TPS61196 , but they just need 6 current sink of it, as they have high voltage power on board already, so they don`t need boost of TPS61196. could you help to confirm if this works?

Any more comments of this special application?

Regards, Sunny

TPS61089: About internal regulator

$
0
0

Part Number: TPS61089

Hi,

Does the internal regulator turn on by inputting only Vin?
I would like to check if TPS61089 starts when VCC pin is connected to EN pin.


Best regards,
Yuto Sakai

TMDSCNCD280049C: How is F280049 control card connected to the old kit?

$
0
0

Part Number: TMDSCNCD280049C

Hi team,

My customer would like to test F28004x instaspin with tmdshvmtrinspin kit. However, the docking on the board does not fit the F28004x control card. Is there part to bridge the F280049c control card on our old evaluation kits? I did not find anything.

Regards,

Brian

TUSB4020BI: TUSB4020BI USB_VBUS question

$
0
0

Part Number: TUSB4020BI

Hi team,

From datasheet we found that TUSB4020B USB_VBUS  must add resistor divider, could you help inform why this resistor divider is needed for this pin?

if we don`t need monitor function, can we float this pin?

another question is how to deal with PWRCTL1, we just use TUSB4020B to desing a simple hub, all 2 USB port power should be power on all the time, dose pulling up this pin by resistor is the best solution?

Regards, Sunny


LM73: time delay between I2C Timeout and idling state

$
0
0

Part Number: LM73

Hi expert

LM73 has time out function for I2C interface. (Keep to Low during 45ms(max))

Could you please let me know the time delay between timeout and idling state? or immediately transit to idle state?

Thanks

Muk

Rad-hard PWM controllers for flyback converter

$
0
0

Dear TI support,

Can you please let me know the rad-hard pwm controller part number(s) for following applications :

1. Interleaved flyback converter.

2. Two-switch flyback converter.

3. Active clamp flyback converter.

4. Synchronous flyback converter implementing current mode control (prefarably).

AM3352: SPI example

$
0
0

Part Number: AM3352

Hi,

I'm using AM3352 with TI-SDK linux 5.2 version. As I'm new to embedded linux, I've been searching for SPI test application for quick start with my time critical project.

But I could not find any related information except the documentation. Please provide example test application, that could be with any slave. I can modify it according to my slave.

Please support in this regard.

Thanks in advance,

Srikanth Vemula.

WEBENCH® Tools/LMX2595EVM: LMX2595EVM

$
0
0

Part Number: LMX2595EVM

Tool/software: WEBENCH® Design Tools

Hi sir,

1)  I have been working on LMX2595EVM. It is recommended to use 100MHz reference signal from external source. How can I disable the existing on chip crystal oscillator.   

2)  What are the dimensions for the reference pro board and LMX2595 evaluation kit with SMA connectors. 

3)  There is a 10-pin ribbon cable to connect from reference pro board to LMX2595EVM. As per my knowledge each pin can send only 1-bit of data at a time. but we get 24-bit data from TICS PRO GUI. How is it possible. 

Thanks in advance.

CCS/TMS320F2811: TMS320F2811

$
0
0

Part Number: TMS320F2811

Tool/software: Code Composer Studio

Hi Team,

First of all let me thank you for all your support. Its really nice to work with TI.

Coming to my point: I have a CCA Board where TMS320F2811 controller is used and CCS 3.3 version is used. When I connecting the board with the debugger XDS510 USB some how the target is not getting connected.

Could you please provide me details what is setup to fix the Target to debugging environment. 

Thanks,

Nikhil

LAUNCHXL-CC26X2R1: Logging on custom board

$
0
0

Part Number: LAUNCHXL-CC26X2R1

Hi,

we use a custom board based on launchpad 26x2r, which is connected to the debugger (launchpad) via XDS110 Out. Right now, we are not able to use uart logging (like it is done in peroject zero) because rdx and txd is not connected to our custom board. Are there any other means to log using the debug connection (XDS110 out)?

Has there been any development in regards logging in general this year? Uart logging like it is done in project zero does only update the log when idle, and the logging in simple peripheral can not log in swi/hwi context. How do you TI experts do logging, and what kind of logging do you recommend for software testing on custom boards?

Best Regards

ADS125H02: ADS125H02 INL

$
0
0

Part Number: ADS125H02

Hi,

I have connected AVDD=5V and DVDD=5V. I wanted to know INL in terms of LSB value. Conversion of INL from ppm to in terms of LSB.

VREF = AVDD.

FSR = (2 * VREF)/Gain. = (2*5)/1 = 10

Calculation of INL interms of LSB value.


ADS1248: ADS1248 INL

$
0
0

Part Number: ADS1248

Hi,

I have connected AVDD=5V and DVDD=5V. I wanted to know INL in terms of LSB value. Conversion of INL from ppm to in terms of LSB.

VREF = AVDD.

FSR = (2 * VREF)/Gain. = (2*5)/1 = 10

Calculation of INL interms of LSB value.

CCS: Install CCS V6 .2 on Win10

$
0
0

Tool/software: Code Composer Studio

I have closed all anti-virus software, and the installation path does not contain any non-ASCII characters, but when installing the latest version of CCS6, the following problems still occur, I hope that TI engineers can help me solve this problem.

UCC28950: duty cycle problem with OUTC and OUTD with increasing the load

$
0
0

Part Number: UCC28950

Hi team,

My customer has used UCC28950 with duty cycle problem as below waveform.

The duty cycle will be small at OUTC and OUTD which is shown in the below figure.

Is it a normal situation or what kind of reason can induce this behavior? Thanks.

ADC32RF80EVM: Can't get the right data

$
0
0

Part Number: ADC32RF80EVM

hi 

  i have ADC32RF80EVM and TSW14J56. and use lmx2582internal clock and bypass mode. The signal source is 160Mhz, 1.3VVpp. But you can't get the right data. Some data is always 0. How to set it?

Attachments are screenshot files, which are 12-bit and 14-bit, respectively. Another question is how is the sampling clock determined? 12 bits use 2949.12M, 14 bits use 2457.6M, but 14 bits use 2491.12M, jesd can't connect.why?thanks(Please visit the site to view this file)

[TDA4M] How can we use our own quantization parameters?

$
0
0

Hello,

We want to port our weights/biases to TIDL model with our own quantization parameters, and ensure same result and value as PC since our algorithm is very sensitive to value.

So questions are about how I can use our quantization parameters, with Caffe data.

1. What quantization parameters do TIDL use? (e.g fractional length of weight)

1. How can we encode our parameters into TIDL model?

2. Can you let us know how TIDL operations(e.g convolutions, batchnorm) use quantization parameters?

Thank you. 

Viewing all 262198 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>