Quantcast
Channel: Forums - Recent Threads
Viewing all 262198 articles
Browse latest View live

TMS320F28388D: ethercat and ethernet at the same time

$
0
0

Part Number: TMS320F28388D

Hi everybody , 

can I have both at the same time  ? do you see any limitation in pinout or in code ?

I think the way is to have Cpu1 for ethercat and  CM for ethernet 

is it OK ?

best regards

Carlo


TIDM-1000: With input voltage and no input current

BQ24725A: Power management forum

$
0
0

Part Number: BQ24725A

Hi,

  • Can this IC be used for a discharge current of 10A  battery management system?
  • Does this IC take care of battery discharge current or a separate circuit need to be accommodated for this purpose? 

Thank-you

 

66AK2G12: 66AK2G12ABYA100E

$
0
0

Part Number: 66AK2G12

Hello,

Is 66AK2G12ABYA100E interchangeable (direct substitute) with 66AK2G12ABYA100  if EtherCAT is not needed in a design?

Are there any drawbacks (SW/power consumption) if using 66AK2G12ABYA100E part for designs where 66AK2G12ABYA100 was originally assumed?

Thank you.

Regards

Juraj

    1. 66AK2G12ABYA100

TMS320F28335: C2000™ microcontrollers forum

$
0
0

Part Number: TMS320F28335

Dear Support, i have an issue regarding F28335 ADC noise.
I use a TMS320F28335PGFA (lqfp 176 pin package) and I have some noise when reading ADC.
I use the same component in different boards, with different power supply, different voltage reference (external on one board and internal on the others).
I bought also a board from a supplier available on the market just to check the noise and compare to my ones.

Here the reference: solectroshop.com/product-eng-1437-DSP-Learning-Board-ZQ28335-DSP28335-Microprocessor-TMS320F28335.html

The result is that there is always noise of about +/- 30-40 bits when I measure a fixed dc voltage.
I have also checked ripple on power supply, but it is not measurable with 10mV/div scope, so it should be below 1-2mV.
I tried also to change sample rate, from 250/500Ksps to 6.25Msps, but noise seems always present.
I tried also to divide analog and digital ground in one board or using just a common ground on another, but there is not a big difference.
The only situation that helps is put a small capacitor very close to a/d converter analog input. My standard values for RC input filter are 47 ohms series resistor and 3,3nF ceramic capacitor, just to realize a small RC low pass filter.
Here attached some screenshot of acquired signal at different sampling rate and with different boards layout, trace on the top is for analog input A0, trace bottom for analog input B0.

DSP Learning Board ZQ28335 6.25MSps

DSP Learning Board ZQ28335 250KSps

My board 1 common ground internal ref.  6.25 MHz

My board 1 common ground internal ref.  500Ksps

I gave a look to the following tickets but without any real advantage.

e2e.ti.com/.../924719.aspx
e2e.ti.com/.../937894.aspx
e2e.ti.com/.../940713.aspx

The only one board I test with effectively no noise (just some bits) is the TMS320F28335 control card plus base board rev 2.2.
I gave a look to schematic of the board but I did’t find differences that justify this difference about noise. The only one difference is the package of the chip: BGA on control board, LQFP for all other ones. So my question: could be a reason for why BGA has less noise? Is there a control card with 176 pin LQFP package?
Have you any other suggestion?

Take into account that on m,y boards:
1) ground is a ground plane on top layer plus inner layer connected with several vias,
2) power supply is not noisy or with ripple. I tried also to use the control board 1,9 and 3,3V power supply and routing it on my board by disconnecting my ones but nothing changes.
3) On my board input B of multiplexer seems always a bit noisy than input A.
4) I have mounted several boards with several F28335 production batches without find differences.
5) ADCREFP and M are connected to 2,2uF ceramic X5R capacitor connected to ground plane; ADCRESEXT connected to ground via 22Kohm resistor.
6) Analog supply are decoupled by different capacitors: 2,2uF, 0,1uF and 22pF for both 1,9 and 3,3V.

In the past I did’t need high speed analog conversion so I did averaging for noise reduction but now I need 1Msps to 6.25Msps on 2 channels so I cannot do averaging.
Any other suggestion will be appreciated, I’m in the designing phase of a new board.
Thanks in advance.
Roberto

WEBENCH® Tools/LMP91000: Configure the H2S sensor using Sensor AFE Software.

CC2642R: CC2642R peripheral fails to connect when transmitWindow is 0

$
0
0

Part Number: CC2642R

Hi,

the setup is with CC2642R as peripheral device running SDK 3.10.00.53 and USB-dongle as central device equipped with CC2540.

Problem is that if central device sends a Connection-Indication-Paket with "transmitWindowOffset" set to 0, the CC2642R will fail to connect.

I've tested a lot of connection attempts and could see that the failure rate is 100% when transmitWindowOffset is 0.

Please find below an example and a short analysis of the CC2642 source code.

The hopIncrement is 9 and legacy hop algorithm is used. All channels are available.

As shown in the pictures above, the central device skips the first connection event and the first packet from central devices matches all timings as well as RF channel.

It's ok that CC2540 skips the first packet. This behaviour is part of the TI BLE stack.

...but CC2642 behaves incorrect.

These snippets are part of the SDK 3.10.00.53.

The first snippet is copied from llAdv_TaskConnect() of ll_adv_end_causes.c.

Let's have a look how the algorithm calculates the channel.

When we calculate the value of nextChan with nextEvent=1,currentEvent=1 and currentChan=0, the result will be 9 although is must be 18 for the second connection interval.

I guess that this is the reason why none of the connection events from the central device are received and replied by the CC2642R device.

Best regards,

Tobias

CCS/66AK2H12: EDMA CSL IPR Setting Problem

$
0
0

Part Number: 66AK2H12

Tool/software: Code Composer Studio

Hello all,

I created a sample EDMA project using CSL. I want to interrupt CPU after transfer completion. When I debug the program, EDMA does the transfer correctly, sets the ier bit correctly but is is not setting ipr bit when the transfer is done.

What could be the problem, thanks?

/*
 *  ======== main.c ========
 */

#include <xdc/std.h>

#include <xdc/runtime/Error.h>
#include <xdc/runtime/System.h>

#include <ti/sysbios/BIOS.h>
#include <ti/sysbios/knl/Semaphore.h>
#include <ti/sysbios/knl/Task.h>
#include <ti/sysbios/hal/Hwi.h>


#include <ti/csl/csl.h>
#include <ti/csl/csl_edma3Aux.h>
#include <ti/csl/csl_edma3.h>

#include <ti/csl/csl_cache.h>
#include <ti/csl/csl_cacheAux.h>

#include<ti/csl/csl_cpIntc.h>
#include<ti/csl/csl_cpIntcAux.h>

#include <ti/sysbios/family/c66/tci66xx/CpIntc.h>
#include <ti/sysbios/family/c64p/EventCombiner.h>

#include <c6x.h>

#define CSL_EDMA3 0
#define CSL_EDMA3_CHA_4 4
#define CIC0 0
#define SYS_EVENT_ID 36
#define HOST_INT_ID 35

#define SRC_ADDR (uint8_t volatile *) 0x80000000
#define DST_ADDR (uint8_t volatile *) 0x90000000


void cacheinit(void) {
    int i;
    for(i=128;i<256;i++)
    {
        CACHE_disableCaching(i);
    }

    CACHE_setL2Size(CACHE_0KCACHE);
    CACHE_setL1DSize((CACHE_L1Size)CACHE_L1_32KCACHE);
    CACHE_setL1PSize((CACHE_L1Size)CACHE_L1_32KCACHE);
}

void memoryinit(void) {
    Char i;
    for(i=0;i<100;i++)
    {
        *(SRC_ADDR + i) =1;
    }


}

void edma_isr() //lisrEdma3ComplHandler0
{
    //Log_printf0("WE GOT TO THE ISR \n");
    x=5;
}

void int_init(void)
{

    int  eventId;
    Hwi_Params hwiParams;
    Error_Block eb;

    CpIntc_Module_startup(0);
    // Map system event to host interrupt
    CpIntc_mapSysIntToHostInt(CIC0, SYS_EVENT_ID, HOST_INT_ID);

    // Convert host interrupt to event id for CorePac
    eventId = CpIntc_getEventId(HOST_INT_ID);

    // Initialize the Hwi parameters. EventCombiner assumes eventId is 0, 1, 2 and 3.
    Hwi_Params_init(&hwiParams);
    hwiParams.eventId = eventId;
    hwiParams.arg = hwiParams.eventId;
    hwiParams.enableInt = TRUE;

    // Register EventCombiner dispacher to INT7
    Hwi_create(7,(Hwi_FuncPtr) &edma_isr, &hwiParams, &eb); //&lisrEdma3ComplHandler0

    // Enable host interrupt.
    CpIntc_enableHostInt(CIC0, HOST_INT_ID);

    // Now setup completed. Enable system event.
    CpIntc_enableSysInt(CIC0, SYS_EVENT_ID);


}
/*
 *  ======== main ========
 */
int main()
{ 
    CSL_Edma3Context context;
    CSL_Status status;
    CSL_Edma3Handle hModule;
    CSL_Edma3Obj edmaObj;

    CSL_Edma3ChannelObj chObj;
    CSL_Edma3ChannelAttr chAttr;
    CSL_Edma3ChannelHandle hChannel;

    CSL_Edma3ParamHandle hParam;

    CSL_Edma3HwSetup                hwSetup;
    CSL_Edma3HwDmaChannelSetup      dmahwSetup;

    CSL_Edma3CmdIntr edmaIntr;
    CSL_Edma3CmdIntr regionIntr;
    CSL_Edma3CmdDrae regionAccess;

    cacheinit();
    memoryinit();
    //int_init();
    status= CSL_edma3Init(&context);
    hModule = CSL_edma3Open(&edmaObj, CSL_EDMA3, NULL, &status);


//    regionAccess.region = CSL_EDMA3_REGION_1;
//    regionAccess.drae = (0x1 << CSL_EDMA3_CHA_4);
//    regionAccess.draeh = 0x0;
//    CSL_edma3HwControl(hModule, CSL_EDMA3_CMD_DMAREGION_ENABLE, &regionAccess);

    //    dmahwSetup.paramNum = 0;
    //    dmahwSetup.que      = CSL_EDMA3_QUE_0;
    //    hwSetup.dmaChaSetup = &dmahwSetup;
    //    hwSetup.qdmaChaSetup = NULL;
    //    status = CSL_edma3HwSetup(hModule,&hwSetup);

    edmaIntr.region = CSL_EDMA3_REGION_GLOBAL;
    edmaIntr.intrh = 0; //1<<(CSL_EDMA3_CHA_4-32)
    edmaIntr.intr = 1<<(CSL_EDMA3_CHA_4);
    status= CSL_edma3HwControl(hModule,CSL_EDMA3_CMD_INTR_ENABLE,&edmaIntr);

    chAttr.regionNum = CSL_EDMA3_REGION_GLOBAL;
    chAttr.chaNum = CSL_EDMA3_CHA_4;
    hChannel = CSL_edma3ChannelOpen(&chObj,CSL_EDMA3,&chAttr,&status);

    CSL_Edma3ParamSetup myParamSetup =
    {
     CSL_EDMA3_OPT_MAKE(CSL_EDMA3_ITCCH_DIS,
                        CSL_EDMA3_TCCH_DIS,
                        CSL_EDMA3_ITCINT_DIS,
                        CSL_EDMA3_TCINT_DIS,
                        CSL_EDMA3_CHA_4,
                        CSL_EDMA3_TCC_NORMAL,
                        CSL_EDMA3_FIFOWIDTH_NONE,
                        CSL_EDMA3_STATIC_DIS,
                        CSL_EDMA3_SYNC_AB,
                        CSL_EDMA3_ADDRMODE_INCR,
                        CSL_EDMA3_ADDRMODE_INCR
     ),
     (Uint32)0x80000000,
     CSL_EDMA3_CNT_MAKE(4,3),
     (Uint32)0x90000000,
     CSL_EDMA3_BIDX_MAKE(6,4),
     CSL_EDMA3_LINKBCNTRLD_MAKE(0xFFFF,3),
     CSL_EDMA3_CIDX_MAKE(0,0),
     1
    };



    int PsetNum = 1;
    CSL_edma3HwChannelSetupParam(hChannel,PsetNum);
    hParam = CSL_edma3GetParamHandle(hChannel,PsetNum,&status);
    status = CSL_edma3ParamSetup(hParam,&myParamSetup);


    CSL_edma3HwChannelSetupQue(hChannel,CSL_EDMA3_QUE_0);
    CSL_edma3HwChannelControl(hChannel,CSL_EDMA3_CMD_CHANNEL_ENABLE,NULL);
    CSL_edma3HwChannelControl(hChannel,CSL_EDMA3_CMD_CHANNEL_SET,NULL);

    while(1){};

}

Best Regards,

samseytani


TMS320F28377D-EP: CLA implementation of floor and ceil functions

$
0
0

Part Number: TMS320F28377D-EP

Please could you suggest the best way how to implement floor and ceil functions in CLA-C ?

Such functions are not part of CLAmath library.

Regards,

Miroslav

CCS/TMS320F28027F: identification of a motor with low number of pole pair

$
0
0

Part Number: TMS320F28027F

Tool/software: Code Composer Studio

hi,

i design my HVkit based on TI HVKit with TMS320F28027.

everything is fine but, i have two PMSM motor with 2 and 4 poles(1 and 2 pole pairs).

i used to run motors with above the 8 number of pole pairs and it worked fine always.

but now, i have a problem in running of identification labs (projlab2c and also identification mode in projlab10a).

the problem is, it can't "RampUp" during identification.

is this a problem with this kind of motors or am i doing something wrong?

DDC264EVM: DDC264EVM

$
0
0

Part Number: DDC264EVM

Hi, 
I have bought a DDC264EVM board for providing a regular data capturing . However, using its interface, we can just capture the data when we push a button.
So I am trying to make my own interface for this DDC264EVM board.
I am using Labview to create this interface.
I could provide all the subvi s using the USB-IO-VB6.dll file.
My question is about the programming FPGA register using WriteFPGARegsC() function.
Actually I am completely confused how I can quantify the parameters of this register ( I mean DUTSelect, Array_Regsln, Array_RegsOut, Array_RegEnable)
for example how I can determine the ConV signal parameter or clock frequency or DVALIDS parameter, using these function?
There are some explanation in user guide of USB_IO_VB6.dll in the table with the title of "the register of FPGA to be configured"
But I still cannot figure out how to quantify this register.
Would you please explain me, what should I put in the arrays variable of this function for proper working?
Thank you for your assistance. I really appreciate it.

LMH32401: LMH32401 APD bias voltage

$
0
0

Part Number: LMH32401

Hi TI support team,

at the moment we are planning a new design for optical detections systems. The new part LMH32401 seems to be very interesting for our apltication but there is one thing that is not clear to us. In the datasheet you find the follwing description:

Does that mean using PD with opposite biasing where the cathode has a high positve voltage and Anode ist connected to the input of TIA will not work or is there a way to make it work?  After checking quite a lot of APD power supplies I could not find any which directly brings out a negative APD- voltage for biasing. They will bring out a postive voltage with reference to GND. Maybe I did not have the right keywords.

So questions is: What circuit do you recommend for optimal biasing?

Any hint, suggest or help is very welcomed.

Thanks in advance.

TMS320F28069M: CAN boot loader communication bit rate

$
0
0

Part Number: TMS320F28069M

I am trying to communicate with the CAN boot loader using our PC host (PCAN-View) set to  Bit rate = 100kbps. 

The boot loader code get stuck at the following line in CAN_GetWordData()

// Fetch the LSB
while(ECanaRegs.CANRMP.all == 0) { }

We are using controlCARD with Piccolo TMS320F28069MPZT, InstaSPIN-FOC and InstaSPIN-MOTION enabled.

From the picture below you can see that we are receiving lots of receive errors.

Tried lots of different bit rates on the host side with no luck.

Think I must be missing something.

Any ideas?

AMC1311-Q1: Voltage output to Input equation

$
0
0

Part Number: AMC1311-Q1

Dear team,

We would like to know the transfer function relation between Vin to Vp and Vn of the isolation amplifier (AMC1311BDWVQ1)

The equation for finding the Vp and Vn based on Vin in linear region.

Regards,

Mohana Krishnan M

(mohanakrishnan.muthu@hcl.com)

Test outside post Eddie Walker, will delete

$
0
0

New Mexico Juke Box Repair, Love Jukes


dual output power supply non isolated

$
0
0

Hi,

My motor drive customer is revisiting ACDC power supply that are 20 years old right now.

They are looking for dual output supply non -isolated input ±18 V ±5%, output ±15 V, 0,1 A.

Any ideas?

Many Thanks,

Antonio

CC1312R: Need info about used HW resources from SYS/BIOS and Ti drivers

$
0
0

Part Number: CC1312R

Where can I find info what kind of CC1312R HW resourcec like interups and timers are used by SYS/BIOS and Ti drivers? For instance is "Software event 0, triggered by SWEV.SWEV0 " is free for my use?

timer and filter digital input/output

$
0
0

Hi,

My motor drive customer is revisiting ACDC power supply that are 20 years old right now.

They are looking for:

  • Dual output supply non -isolated input ±18 V ±5%, output ±15 V, 0,1 A.
  • Timer possibly adjustable for times between 100ms to 1s that gives me a digital output when the time has elapsed.
  • Filter with digital output able to determine if a digital input signal has a certain frequency. The frequency can be chosen between a few kHz up to about 100 kHz.

The last 2 functions will be part of a safety chain so they should have good reliability.
We can choose the power supply for these functions between 3.3V and 5V.

Any ideas?

Many Thanks,

LAUNCHXL-CC26X2R1: Using dual band capabilities of LAUNCHXL-CC26X2R1 at the same time.

$
0
0

Part Number: LAUNCHXL-CC26X2R1

We are working on a project based on logistics solution,

The final product will be a small device that will be placed on each box in a warehouse which will have a large number of such boxes. Each box would consist of multiple RFID passive tags.

The proposed solution would be able to achieve multiple objectives-

1) Indoor localization by using RTLS toolbox. (reference link given below)

 http://dev.ti.com/tirex/explore/content/simplelink_cc13x2_26x2_sdk_3_20_00_68/docs/ble5stack/ble_user_guide/html/ble-stack-5.x-guide/localization-index-cc13x2_26x2.html .

2) Read/write on multiple RFID passive tags inside the box.

My question-

1) Can we achieve localization using just RSSI and TOF? (without AOA)  if yes, please share any relevant examples for the same.

2) Can we use the sub 1GHz band at the same moment as a UHF RFID reader(868 MHz)? if yes, please share any available reference designs for the same.

digital filter kHz to 100kHz

$
0
0

Hi,

My motor drive customer is revisiting ACDC power supply that are 20 years old right now.

They are looking for:

  • Dual output supply non -isolated input ±18 V ±5%, output ±15 V, 0,1 A.
  • Timer possibly adjustable for times between 100ms to 1s that gives me a digital output when the time has elapsed.
  • Filter with digital output able to determine if a digital input signal has a certain frequency. The frequency can be chosen between a few kHz up to about 100 kHz.

The last 2 functions will be part of a safety chain so they should have good reliability.
We can choose the power supply for these functions between 3.3V and 5V.

Any ideas?

Many Thanks, 

Antonio

Viewing all 262198 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>