Quantcast
Channel: Forums - Recent Threads
Viewing all 262198 articles
Browse latest View live

LM3150: Spice model support for inverting topology

$
0
0

Part Number: LM3150

Before I spend a lot of time finding this out the hard way, does the TINA-TI model for the LM3150 support the inverting buck-boost topology? 

I've run into several models lately that have internal nodes tied to ground and don't work for this topology.

Thanks, Best, Steve


BQ51013B: Production testing of Qi receivers (bq51013B, bq51003, etc.)

$
0
0

Part Number: BQ51013B

Hello,

   I'm building a device that incorporates a bq51013B based receiver. What is the best way to quickly verify that the receive circuit on the PCBA is working? This is before the coil is attached, just the populated PCBA. Can I take a qi transmitter dev board, remove the coil, and hard wire it to the receiver through voltage limiting resistors to simulate the two coils being near each other? I don't want to have a transmit coil taped to a receive coil because there are a lot of devices being tested simultaneously and that would just generate a lot of interference.


Thanks,

Derek

CCS/LAUNCHXL-CC1352P: UDP and TCP/IP stack for CC1352P1

$
0
0

Part Number: LAUNCHXL-CC1352P

Tool/software: Code Composer Studio

Hello,

I wanted to interface the ENC28J60 with the CC1352P1. I'm able to talk to the device over SPI and have configured it to be able to transmit dummy ethernet packets to my computer which I can sniff out using Wireshark. I wanted to find out if there is any TCP/IP stack or UDP stack which I can run on the CC1352P1 and thereby have an IP address to receive messages on.

Warm regards,

Samyukta

INA3221: I2C Level Shift?

$
0
0

Part Number: INA3221

Hello team, 

Can INA3221 be directly tied to a 1.8V I2C bus if the supply voltage for INA3221 is 3.3V? I would think not and a level shifter like TXS0102 or PCA9306 is needed, but wanted to make sure for customer design.

Thanks!

SN74AVC4T774: Looking for a part for SPI voltage translation

$
0
0

Part Number: SN74AVC4T774

Hello,

It looks like there are a couple parts that can be used for SPI voltage translation. LSF0204, TXB0204, SN74AVC4T774, etc. I want to understand what would be the best way to implement my particular use case. Here are my careabouts:

  1. I would like to avoid signal integrity issues and do not want to add pull-up resistors if that can cause a problem
  2. I'd like to be able to switch my A side signals between 3.3 V and 1.8 V and always translate to 3.3 V on the B side.
  3. I'd like the outputs to be in Hi-Z when OE is connected to low, as opposed to OE_n connected to high.

I considered using the LSF0204 in single supply mode but then would need pull-up resistors on my signals.

I considered using the SN74AVC4T774 but do not believe it will give me the flexibility of switching between 1.8 and 3.3.

Please advice.

Thanks,

Vibhu

ADS131E08S: Six sigma level for manufacturing of ADS131E08S

$
0
0

Part Number: ADS131E08S

Good morning Team,

I want to know about what is the six sigma for ADS131E08S? Is it 3 -4 OR 5-6?

Also what is six sigma for typical electronic manufacturing process.

Regards,

Yogesh Rajwade

BQ25601: Charge timer reset when external power removed?

$
0
0

Part Number: BQ25601

Hi all, I have a design where the external power (Qi receiver) may be removed at any time, and additionally due to the occasional relatively high power consumption of the device (custom smartspeaker with significant LED lighting) all the power from the Qi receiver and more is consumed, i.e. current is sourced from the battery for these peaks.

The firmware currently asserts CE/ at startup and holds it low forever.

Question: is the safey timer reset in the conditions of external power removed / no current into battery even if I don't toggle CE/ to specifically initiate a new charging cycle?

The BQ25601 correctly reports not charging when the external power is removed.  I assume this means a new cycle begins and the charge timer is reset when it is restored.  But I have no way to know.  (I think...?)

Thank you!

J

CC2652R: Unacceptable Capacitive Sampling Noise -- but only when running BLE/RTOS

$
0
0

Part Number: CC2652R

Hello,

We have a sensor controller program that samples multiple capacitive sensors on a CC2652.  It works very well running stand-alone in Sensor Controller Studio with very little noise in the sampling.

But when we integrate it with the main app (based heavily on Project Zero / TI-RTOS), the noise increases by several orders of magnitude.  Typical capacitive counts are in the ~5000 range with noise of around +/- 50 counts (~1%).  But when integrating the exact same code into my Project Zero based App, the general readings are the same, but the noise jumps to +/- (mostly plus) 1000-2000 counts or more.  (~20-50%)

This is a killer for our entire application...  We are specifically looking for very sudden large spikes due to physical impact -- so we can't filter out the spikes because that is exactly what we're looking for.

Is the constant current source vulnerable to interference from the main ARM and BLE processor current draws?  (It doesn't seem to matter if I'm running on XDS-110 power or on battery.)  Are there known issues with this?  Or is there some other effect that we are not accounting for?

Do we need to shut down the main ARM to get clean samples?  (May be very hard to do)  And what about the BLE core and transceiver?  We're collecting and transmitting data continuously, so we can't just shut down the radio very easily either.)  Not sure if we can set a semaphore or mutex that would keep the sensor controller from running at the same time as the BLE is broadcasting.

Any and all help appreciated.

Thanks in advance,

  --Rhett


Compiler/UCD3138064A: how to insert the device ID into the ".x0" firmware file?

$
0
0

Part Number: UCD3138064A

Tool/software: TI C/C++ Compiler

I am using old GUI (from 2013) to download ".x0" file into UCD3138 devices.

The current GUI will say: "The GUI was unable to find the device id in the firmware file. Error message: A valid device id would be for example: UCD3000ISO1,UCD3100ISO1,UCD310064V1,UCD310128V1,UCD310A64V1,UCD3138A,UCD3138064A,UCD3138128A,UCD3138A64A. Must specify valid information for parsing in the string."

What steps are needed to put this "device id" into ".x0" file.

I need to be able to duplicate this on the command line, I need to know how this feature works. So a pure GUI based approach is not sufficient.

I have tried to find the answer in the compiler PDF documents, inside the "armhex" and the older "hex470" sections, but could not find the answer.

CC3200: Power consumption vs. Tx power

$
0
0

Part Number: CC3200

What is the range of values to which Tx power can be set, and how does that change the power consumption? I'm looking for power consumption as a function of the Tx power.

TMS320F28335: Custom bootloader design sanity check

$
0
0

Part Number: TMS320F28335

I'm planning a design for a custom secondary bootloader for the 28335 and I would appreciate a sanity check. Here are my requirements:

  1. Only UART is available in production
  2. Application must be stored in flash
  3. Several other blocks of arbitrary data must be stored in flash, each block individually erasable/programmable (separate sectors)
  4. Bootloader must have a "passthrough" mode that passes data from UART out to a different peripheral

The concept is as follows:

  • Under normal circumstances, boot ROM jumps to flash and runs the main application
  • When the boot ROM is configured for SCI boot mode via GPIO pins:
    • For application, host uses a program like SDFlash with RS232 serial patch to program via boot ROM
    • For data, host sends an entry point address which I've specified via linker script to be the address of the secondary bootloader "boot_main", then re-establishes UART to erase/program flash via flash API, pass through data, etc.

I'd like for the firmware and the secondary bootloader to be in the same CCS project as the application. The alternative would be to maintain a separate bootloader project and load it into RAM via boot ROM, but I'd like to avoid having two separate projects if possible. My main question then is, will sending what is essentially a "jump to secondary bootloader" command to the boot ROM work? That is, if I place my "boot_main" function at a specific address via the linker, then send that address as the entry point to the boot ROM, are there other considerations I should know about? I know that typically the boot ROM jumps to code_start which then calls _c_int00 for C initialization (and it calls main), so is there a way to achieve what I've described?

Compiler/CC2640R2F: how to prevent the compile optimize a block of code?

$
0
0

Part Number: CC2640R2F

Tool/software: TI C/C++ Compiler

the code block not to be optimized:

    GPIO_setOutputEnableDio(IOID_8, GPIO_OUTPUT_ENABLE); //HWREGBITW( GPIO_BASE + GPIO_O_DOE31_0, IOID_8 ) = GPIO_OUTPUT_ENABLE; //
    GPIO_setOutputEnableDio(IOID_8, GPIO_OUTPUT_DISABLE);//HWREGBITW( GPIO_BASE + GPIO_O_DOE31_0, IOID_8 ) = GPIO_OUTPUT_DISABLE; //
    IOCIOInputSet(IOID_8, IOC_INPUT_ENABLE); //gpioEnableInputBuf(Board_DIO8);
    scifTaskData.task0.output.buzz = GPIO_readDio(IOID_8); //gpioGetInputValue(Board_DIO8; output.buzz);
    //GPIO_clearDio(IOID_8); //gpioClearOutput(Board_DIO8);
    IOCIOInputSet(IOID_8, IOC_INPUT_DISABLE); //gpioDisableInputBuf(Board_DIO8);

if the project optimization is set to none, the code work as expected. with any optimization , the code does not work as expected. it seems the 1st line of the first 2 lines was optimized off, but this 2 lines are critical for the code to work,as the 1st line is to charge a capacitor and the 2nd line is to discharge the capacitor, so that a great change of a serial resistor could be detected.

and optimization for code size is prefered, so only need to prevent the compiler from optimizing several lines of code.

the related functions defined in the sdk:

__STATIC_INLINE void
GPIO_setOutputEnableDio( uint32_t dioNumber, uint32_t outputEnableValue )
{
    // Check the arguments.
    ASSERT( dioNumberLegal( dioNumber ));
    ASSERT(( outputEnableValue == GPIO_OUTPUT_DISABLE ) ||
           ( outputEnableValue == GPIO_OUTPUT_ENABLE  )    );

    // Update the output enable bit for the specified DIO.
    HWREGBITW( GPIO_BASE + GPIO_O_DOE31_0, dioNumber ) = outputEnableValue;
}


__STATIC_INLINE void
GPIO_setOutputEnableDio( uint32_t dioNumber, uint32_t outputEnableValue )
{
    // Check the arguments.
    ASSERT( dioNumberLegal( dioNumber ));
    ASSERT(( outputEnableValue == GPIO_OUTPUT_DISABLE ) ||
           ( outputEnableValue == GPIO_OUTPUT_ENABLE  )    );

    // Update the output enable bit for the specified DIO.
    HWREGBITW( GPIO_BASE + GPIO_O_DOE31_0, dioNumber ) = outputEnableValue;
}

CCS/MSP430G2452: Reference P1OUT in asm()

$
0
0

Part Number: MSP430G2452

Tool/software: Code Composer Studio

I wish to construct a table of assembly-statement strings of the form

"bis.b #1, P1OUT"

that can be used in an asm() statement like

asm(" *table[i]");

but trying something so simple as

   #include <msp430.h>

   void setbit0(void) {

     asm(" bis.b   #1,&P1OUT");
   }

fails. It produces the error:

>> Compilation failure
subdir_rules.mk:9: recipe for target 'simple.obj' failed
"C:\Users\Lenovo\AppData\Local\Temp\{0D39A04E-6695-4255-B37B-00493F9CFC73}", 
ERROR! at EOF: [E0300] The following symbols are undefined:
P1OUT

How can I persuade the compiler/assembler to let me use P1OUT in an asm() statement? 

(The compiler invocation does include the processor define 

--define=__MSP430G2452__

needed by msp430.h.)

AM6548: Use 16-bit DDR

$
0
0

Part Number: AM6548

Hi,

My customers hope to use 16-bit DDR memory only.

However, AM65xx is 32-bit DDR controller. Do we need to use two 16-bit DDRs?

Regards, Rei

CCS / IWR1642:Serial port usage conflicts with watchdog and poweroff

$
0
0

Part Number: IWR1642

Tool/software: Code Composer Studio

Hello, I am in the process of debugging. Because uartpolling will affect the normal operation of the program, I changed it to uartpolling. At this time, the radar board can work normally.However, when I was debugging, I found that the watchdog and poweroff commands would not work (but when I switched back to uartpolling, the watchdog and poweroff worked fine, but the radar front would crash and the board would stop running after a few seconds).What is the problem and how should I correct it?Hope to get your reply。


CCS/MSP430FR6972: msp430fr6972

$
0
0

Part Number: MSP430FR6972

Tool/software: Code Composer Studio

Hello,

I want to use RF Module (400 MHz RF, NMT-UM434R1 fron NEO mobile technology).

I want use the module with MSP430FR6972.

But I am not getting any clue, how to use it.

And the data sheet of the module is not also in English.

So can you help me, by sending any "LINK/Datasheet/ Program",

related to 424 MHz.

I want to make low power wireless module with MSP430FR6972.

Thanks in advance.

Regards,

Srijit.

# Please note, The RF module is not from Texas Instruments.

TUSB2036: TUSB2036 ERRATA

BQ76200: BQ76200 output DSG level

$
0
0

Part Number: BQ76200

      What is the BQ76200 output level without DSG_EN enable, the CHG output level is equal to BAT.

TS3DS10224: USB UART switch

$
0
0

Part Number: TS3DS10224

Hi,

I have get some confuse about TS3DS10224.

1. Does the device can support UART/USB switch?

2.  If INA+/- and INB+/- are 1.8V level, OUTA+/- and OUTB+/- output level are still 1.8V?

3.  If TS3DS10224 can’t use 1.8V level as input signal, and we need to add level shift before input into INA & INB?

CCS: TMS320F28388D: How to trigger inturrupt sending IPC message CM to CPU1

$
0
0

Tool/software: Code Composer Studio

Hello everybody.

I'm testing IPC sample(ipc_ex2_msgqueue_c28x1) in C2000Ware DriverLib.

I checked to send IPC message from CPU1 to CM and trigger interrupt to CM interrupt handler.

But when sending IPC message from CM to CPU1, CPU1 is not triggered inturrupt to CPU1 interrupt handler.

Using IPC API "IPC_readMessageFromQueue" CPU1 is successfully read data from message ram(CM to CPU1)

I already check CMTOCPU1IPCSTS registor in CPU1. the registor is normally set IPC flag. but not triggered interrupt.

how can I programming that CPU 1 is triggered interrupt routine by IPC message CM to CPU1?

Viewing all 262198 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>