Quantcast
Channel: Forums - Recent Threads
Viewing all 262198 articles
Browse latest View live

A questions about LM60's temp range

$
0
0

Part Number: LM60B

hi,

the temp range of LM60 is -25 to 125,

if we put LM60 to -40, what will happen about LM60?

Thanks


UCC28780: UCC28780 w/ GaN 100W ACDC reference design

$
0
0

Part Number: UCC28780

Hi, 

Our customer would like to create 100W power ACDC using UCC28780 and GaN FET(NV6117 and NV6115).

if you have reference design, could you please tell us it?
If no, could you please advice BOM list to achieve it?

Best Regards,

TPS3850: CWD, CRST pin evaluation time

$
0
0

Part Number: TPS3850

Regarding CWD and CRST pin evaluation time,

CH1:SENSE, CH3:CRST, CH4:CWD
it is 381us after SENSE enters valid window?

OPA197: leakage current in undervoltage condition

$
0
0

Part Number: OPA197

Dear Team,

 

OPA197 is used in a circuit where during failure condition an undervoltage situation can happen. In this case the supply voltage collapses to about two volts. It can be observed that the Iq which is normally in the 1mA range increases to about 5mA in this case. The current is limited with 2.2kOhm resistor. After the failure condition is being resolved the OPA settles again and returns to normal operation.

My question is, in case the failure condition and the leaking 5mA occur for  longer time (say a couple of hours) does this harm the silicon and has influence on the product lifetime. Will the OPA survive this condition?

 

many thanks

Lutz

TPS63060: Chip damage issue

$
0
0

Part Number: TPS63060

Hello

       Customer meet IC has no output damage issue while Burning machine testing long time. They change R55 0hm to R56 for PWM mode.  R49 change to 120kohm. Has any risk for the design? Thank you. 

BR

Patrick

CSD95492QVM: Layout question

$
0
0

Part Number: CSD95492QVM

Hi E2E,

Could you help to check the VOS need routed on top layer near inductor?

DP83848C: DP83848CVVNOPB

$
0
0

Part Number: DP83848C

Hi,

This is related to similar problem raised at below link.  My question is, Is there are a way to do SI simulation for LAN TX+/- and RX+/- pairs. What kind of models/ tools required for this.

https://e2e.ti.com/support/interface/f/138/t/448458

Thanks & Regards

Kranthi

CCS/TMS320F28379D: C2000 - over and under current protection - F28379D

$
0
0

Part Number: TMS320F28379D

Tool/software: Code Composer Studio

Hello,

I have a question regarding the above topic:

I want to measure a current using the EWPM and the Comperator module. If a defined value is exceeded, the PWM should be set to low. If the current falls below a defined value, the PWM should be switched on.
So far I have only managed to define an upper and lower value at which the same interrupt should be triggered (both thresholds work). At the upper value the PWM switches off, but the switching on at the lower threshold doesent work.

I tried to switch the register -> EPwm1Regs.TZCTL.bit.DCAEVT2 = 2; (//10: Force EPWMxA to a low state) in the interrupt, as shown in the code below but unfortunately it didn't work.. Is this due to the Cycle by Cycle event that the PWM cannot be switched on or do i have to reset something in the Trip Zone module?

My second question:

I have a couple of EPWMs is there an easy way to Sync all these PWMs? I always have a delay between them.

//CODE

void InitEPwm1Example()
{

    EALLOW;
    EPwm1Regs.TZSEL.bit.DCAEVT2 = 1; //1: Enable DCAEVT2 as a CBC trip source for this ePWM module
    EPwm1Regs.TZDCSEL.bit.DCAEVT2 = 2;      //010 DCBH = high, DCBL = don't care
    //EPwm1Regs.TZCTL.bit.DCAEVT2 = 2;          //10: Force EPWMxA to a low state.
    EPwm1Regs.TZEINT.bit.DCAEVT2 = 1; //1: Digital Compare Output A Event 2 Interrupt Enable
    //EPwm1Regs.TZCTL2.bit.TZAD=010;
    EDIS;

    EPwm1Regs.TBPRD = PWM1_PERIOD;                   // Set timer period
    EPwm1Regs.TBPHS.bit.TBPHS = 0x0000;             // Phase is 0
    EPwm1Regs.TBCTR = 0x0000;                       // Clear counter

    //
    // Setup TBCLK
    //
    EPwm1Regs.TBCTL.bit.CTRMODE = 0;    //TB_COUNT_UPDOWN; // Count up
    EPwm1Regs.TBCTL.bit.SYNCOSEL = 0;
    EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE;        // Disable phase loading
    EPwm1Regs.TBCTL.bit.HSPCLKDIV = 101; //TB_DIV4;       // Clock ratio to SYSCLKOUT
    EPwm1Regs.TBCTL.bit.CLKDIV = 101; //TB_DIV4;
    EPwm1Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW;    // Load registers every ZERO
    EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO;

    //
    // Setup compare
    //
    EPwm1Regs.CMPA.bit.CMPA = dutyCycle2;

    //
    // Set actions
    //
    EPwm1Regs.AQCTLA.bit.ZRO = AQ_SET;
    EPwm1Regs.AQCTLA.bit.CAU = AQ_CLEAR;

    //Interrupt CAU/ZRO
    EPwm1Regs.ETSEL.bit.INTSEL = 1; //4; //100: Enable event time-base counter equal to CMPA when the timer is incrementing or CMPC when the timer is incrementing
    EPwm1Regs.ETSEL.bit.INTEN = 1; //1: Enable EPWMx_INT generation
    EPwm1Regs.ETPS.bit.INTPRD = 1; //01:Generate an interrupt on the first event INTCNT = 01 (first event)
}

void InitEPwm_CMPSS(void)
{
    EALLOW;
    //CMPSSH
    EPwmXbarRegs.TRIP4MUX0TO15CFG.bit.MUX0 = 0;
    EPwmXbarRegs.TRIP4MUXENABLE.bit.MUX0 = 1;

    //CMPSSL
    EPwmXbarRegs.TRIP5MUX0TO15CFG.bit.MUX1 = 0;
    EPwmXbarRegs.TRIP5MUXENABLE.bit.MUX1 = 1;


    EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT4 =1;
    EPwm1Regs.DCAHTRIPSEL.bit.TRIPINPUT5 =1;

    EPwm1Regs.DCTRIPSEL.bit.DCAHCOMPSEL = 15; //1111: Trip combination input (all trip inputs selected by DCAHTRIPSEL register ORed together)

    EDIS;
}

__interrupt void epwm1_tzint_isr(void)
{

    if (state == 0){

        EALLOW;
        EPwm1Regs.TZCTL.bit.DCAEVT2 = 1; //01: Force EPWMxA to a high state.
        EPwm1Regs.TZCLR.bit.DCAEVT2 = 1;
        EDIS;
        state =1;


     }

    if (state ==1){

        EALLOW;
        EPwm1Regs.TZCTL.bit.DCAEVT2 = 2; //10: Force EPWMxA to a low state.
        EPwm1Regs.TZCLR.bit.DCAEVT2 = 1;
        EDIS;
        state=0;
    }

    EALLOW;
    EPwm1Regs.TZCLR.bit.CBC = 1;
    EPwm1Regs.TZCLR.bit.INT = 1;
    GpioCtrlRegs.GPBDIR.bit.GPIO52 = GPIO_DIR_OUTPUT; //DEBUG PIN
    GpioDataRegs.GPBTOGGLE.bit.GPIO52 = 1;
    EDIS;

    PieCtrlRegs.PIEACK.all = PIEACK_GROUP2;


}

Greets,

Denis :)


ADS8168: Problems with Custom Channel Sequencing mode

$
0
0

Part Number: ADS8168

Hello,

I'm trying to test the ADS8168 with Custom Channel Sequencing mode, which for some reason doesn't work.

I'm using a custom board with an ADS8168 on it and another custom board with an ARM processor on it, controlling the ADS8168 via SPI.

Manual mode and auto sequence mode works already very fine, so I think it's not a problem with the timings nor with the SPI mode (we're using SPI-01, by the way).

I'm trying the following configuration:

- Set ADS8168 to custom channel sequence mode

- Define channels 0 and 1

- Set sequence start to index 0 and end to index 1

- Start the sequence

- Discard first answer

- Read two answers

The second scope screenshot is only to see the second answer.

See the decoded SPI messages on the bottom of the scope screens.

Analog input values:

AIN0: 3.359V

AIN1: 0.343V

So, the first answer seems ok - the ADC value is 0xD1CE. However, the second answer is about the the same value, which is not ok. It seems the multiplexer doesn't switch the channels (checked with scope on ADC-INP), everything else seems to be fine.

Any ideas what could be the problem here?

Kind regards,

Markus

AWR1642BOOST-ODS: Suggestions for U8 IC of AWR1642BOOST-ODS

$
0
0

Part Number: AWR1642BOOST-ODS

Hii,

Unfortunately, we are facing problems with the electronic components of AWR1642BOOST-ODS. Firstly, the AWR device was not responding for power input i.e. LED light was not blicking. So, to debug the device we removed the 0ohm resistor as high lighted in the following schematic.

So, we are getting 5V across D3. This ensures that the power supply connector is working.

Now the issue is with U8 IC on the AWR device. 

The highlighted pins in the above image, with reference to ground 0.5 to 1ohm resistance. Please suggest how to overcome this issue.

Also, let us know Can you give support for hardware issues in India?

Thanks & Regards,

Harish More

CCS/AMIC110: How to make AMIC110 work by using TI-RTOS

$
0
0

Part Number: AMIC110

Tool/software: Code Composer Studio

Hi TI FAE,

I was trying to deploy the sample RTOS template app on this page
Here is my setup:

  • Evaluation board: AMIC110 ICE EVM
  • TI-RTOS: processor_sdk_rtos_am335x_6_00_00_07\demos\rtos_template_app
  • Bootloader: pdk_am335x_1_0_15\packages\ti\starterware\binary\bootloader\bin\am335x-evm\bootloader_boot_mcspi_a8host_release.bin

When on debugging phase, there is no problem occurred. But after flashing the image into EVM, there is no output have been shown.

I write the script too for generating the rtos_template_app_n335x_a8_ti.bin file and rtos_template_app_n335x_a8.bin file from rtos_template_app_n335x_a8.out

"${CG_TOOL_ROOT}/bin/arm-none-eabi-objcopy" -O binary "${PROJECT_BUILD_DIR}/${ProjName}.out" "${PROJECT_BUILD_DIR}/${ProjName}.bin" & "${TI_PDK_INSTALL_DIR}/packages/ti/starterware/tools/ti_image/tiimage.exe" "0x80000000" "NONE" "${PROJECT_BUILD_DIR}/${ProjName}.bin" "${PROJECT_BUILD_DIR}/${ProjName}_ti.bin"

I try to flashing SBL and ti-rtos using SPI and it was executed successfully.
But in the middle of execution, it stopped and showing me the log message like below:

StarterWare Boot Loader
BOARDInit status [0x0]
SoC : [AM335X]
Core : [A8]
Board Detected : [AMIC110]
Base Board Revision : [UNKNOWN]
Daughter Card Revision: [UNKNOWN]
MCSPI Instance number: 0
Channel/Chip Select number: 0
The instance address is 48030000
offset = 0x20000, size = 0x8, dst = 0x402f9d50

Copying Header of the image
Copying image from flash to DDR
offset = 0x20008, size = 0x181f0, dst = 0x80000000
Jumping to StarterWare Application...

Do I missed some of the procedure?

If yes, Could you please explain to me how to make my AMIC110 EVM board works?

I would appreciate if you help me to solve this issue.

Thank you for your support.

UCC28730-Q1: Using a lower inductance than the calculated value in equation 14 of the datasheet

$
0
0

Part Number: UCC28730-Q1

Hello,

I intend to use a lower inductance value than is calculated when following the design procedure in the device datasheet SLUSCR9 and I would like some clarification that the device will continue to behave as expected.

Requirements:

Vocv: 5V

Iocc: 0.3A

Fsw: 65kHz

Preferred transformer:

Nps: 15

Npa: 8.57

Lp: 667uH

Calculated Rcs: 7.6 Ohms

Calculated Ipp(max): 0.0972A

Calculated Lp: 5682uH

If I use an inductance of 667uH, which is much lower than the Lp calculated, the design calculator tool SLUC579 provides an 'Actual maximum nominal switching frequency' of 528kHz which is not achievable.

But, if I manpulate equation (14) and use an Lp of 667uH:

Ipp(max) = sqrt( (2*Iocc(Vocv+Vf+Vocbc)) / (Lp * fmax * nxfmr))

This gives: 

Ipp(max) = sqrt((2*0.3*(5+0.3+0)) / (667E-6 * 65000 * 0.91) = 0.284A

Which is different to the Ipp max calculated in equation (13) of the datasheet based on the value of Rcs (0.09727A).

1. Does using an inductance of 667uH and an Rcs of 7Ohms violate the operation of the device, i.e. will this cause an unacceptable Fsw or a shutdown due to Rcs, or will the device adjust Fsw and Ipp(max) accordingly to provide the 0.3A output without violating the switching frequency range and Iocc limit?

2. Alternatively, I can overspec the device for 5V, 1A  using a smaller Rcs of 2.28 Ohms. What is the behaviour if I design for a 1A Iocc, but the load only ever draws 0.3A? At startup does the output capacitance get charged at 1A until the output voltage is 5V?

3. Can the device be operated without an Iocc limit, or is this crucial for the operation of the device?

Thanks in advance,

Jack

Compiler/TMS320F280049C: Pin Attributes for the analogue B5 doesn't exist in the Table 4-1

$
0
0

Part Number: TMS320F280049C

Tool/software: TI C/C++ Compiler

Dear TI Hello,

I d like to  use the B5 pin an analogue input for the ADC, as describe in the table 12-1 analog pins and internal connections in the document sprui33a,

I couldn't find the pin numbre in the Pin Attributes Table 4-1 in the document tms320f280049,

Could you tell me please to withch pin B5 is connected,

Thank you in advance,

S.Tarik,

  

Do we have any mipi d phy redriver or retimer could support up to 2.1Gbps

$
0
0

Hi Team,

Custoemrs are have the interesting on the MIPI D Phy redriver, like SN75DPHY440SS, but could support the data rate up to 2.1Gbps. Do we have it now? Or going to have it.

BQ28Z610: COV detected

$
0
0

Part Number: BQ28Z610

Hi all,

I am using two IC for power management, BQ24725 as a battery charger, and BQ28Z610 as a battery fuel gauge and my battery is a 2 cell Li-Po.

So far I am able to communicate with both the charger and the gauge and the thing I get from the gauge is a COV, cell overvoltage which I think is not a case really so the problem is maybe in the following:

My battery is a 2 cell Li-Po, but we don't have each cell exposed and connected to the appropriate pin to the BQ28Z610, but instead, I have connected only the higher cell to VC2, leaving the VC1 floating. 

Another thing to mention is that the gauge is by default for the 2 cells and 4300mV. So far I have not changed a thing on the gauge. I have attached the part of the schematic for the reference.

Do you maybe have the idea of how to use the gauge which can accept 2 cells while I am able to provide only the complete 2-cell pack? Thank you all for your help!

Regards

Marko


LSF0101: 1.8V to 3.3V

$
0
0

Part Number: LSF0101

Hi team,

can you help me to check below suitable parts?

1.8V to 3.3V single buffer

-       Push-pull(not open drain)

-       True buffer(not pass-gate)

-       Rise/fall time of the output<= 6ns.

-       Frequency >=2Mhz

-       Tpd (propagation delay) of this buffer should be more or less the same to the i2c buffer  so that they compensate each other, and need to make sure that hold and setup timings are met between MDC and MDIO.

CC1310: RF interference with SPI data

$
0
0

Part Number: CC1310

Our system needs to transfer SPI data to a host via a 20cm long SPI cable (shielded to ground) after it received RF data of 512 bytes. We benchmarked two cases by an antenna in a shield box, one with SPI data transfer and another without it.

We found that sensitivity of the system was still degraded about 5 to 7dBm when timing of the SPI data transfer was overlapped with the timing of RF data. If timing of them was not overlapped or if SPI data transfer was disabled, we could have the best sensitivity (same as that conducted by a conductive test in a shield box).

We are looking into the possible causes and thinking that SPI priority setting (intPriority = ~0 or swiPriority = 0) may be one of them.

Any advice? What is the meaning of the numbers?

Thanks

DCA1000EVM: DCA1000EVM: how to read the programming paraters

$
0
0

Part Number: DCA1000EVM

I have to post process some data froma DCA1000EVM + AVR1642. I understood how the data are strored (ref: http://www.ti.com/lit/an/swra581b/swra581b.pdf ) but I need to be able to know the programming paraters (and calucaleted parameters) without using sdk_studio or post proc of sdk.

Where can I find this parameters?

SN65HVDA1040A-Q1: SN65HVDA1040A-Q1

$
0
0

Part Number: SN65HVDA1040A-Q1

Hi ,

Can you please provide IBIS model for TI part:  SN65HVDA1040A-Q1

Thanks & Regards

Kranthi

DP83825EVM: MDI derived clock

$
0
0

Part Number: DP83825EVM

Helo team,

I am writing to ask if it was possible to have some additional information regarding a sentence in the description on page. 1 of the Datasheet of the component of which we do not find reflected in the rest of the datasheet.
In the above description it is said that if the object is set in Master mode "It provides 50-MHz output clock in RMII Master Mode. "This clock is synchronized to MDI derived clock to reduce the jitter in the system.". We would be very interested in the highlighted part but we did not find any feedback in the datasheet except for paragraph 8.3.6 where we talk about Clock Output and there is a Recovered Clock without further explanation. We also noted that in the new revision of the document (ed. A of August) this paragraph disappeared.
Is it possible to have some information about this?

Thank you and best regards,

Adrian

Viewing all 262198 articles
Browse latest View live
<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>