Hello
My target board has C6657 and FPGA connected to PCIe. There is a description of "C66x CorePac Registers" at Table 2-2 in Data Manual (SPRS814A). Does it mean "Local C66x CorePac Registers"? Could you tell me whether L1PCFG register in Core1 can be changed by Core0 and PCIe?
Regards