Can someone from TI please provide the leakage current for all Digital Inputs (ISS and I2C)?
Is it assumed that the "DEFAULT" register settings are the settings after every Power up (Power cycle)?
Then if the above is true, does the ISS bus powers up as a slave after every POR cycle?