MSM SRAM is configured as a shared L2,
Each core share the data and code placed in MSM SRAM.
If one of the core update the data in MSM SRAM , can other core dirty the data in L1 automatic ?
And When MSM configured in shared L3 mode , is the coherence must be do by myself ?
