Part Number: ADC12DL3200
Tool/software: TINA-TI or Spice Models
Hi Jim,
I had the time to execute the test that Paul had requested.
I send 10 SYS_REF impulses and read the SYS_POS registers.
I executed this sequence a lot of time.
The result is contained in the attached file.
You can verify that the SYS_POS Windows are not stable but change. This characteristic
is non a problem when the ADC clock is 1 GHz, while it is a problem when the ADC clock is 2 GHz.
The SYS_POS Windows have different positions that continuosly change (the LSB is 77 ps).
I think that the instability is not a consequence of uncontrolled clock division because the different
positions are really near.
Can yon explain me the functionality of the SYS_POS window function?
Do you have other suggestions to determine the cause of the SYS_POS window change?
I look forward to hearing from you,
Regards,
Daniele
(Please visit the site to view this file)